




Minimum Energy Point Tracking for Self-Powered IoT Processors

Tohru ISHIHARA
Kyoto University

My Talk in MPSoC 2015


— Minimum Energy Point —

A set of V_{DD} and V_{TH} , which minimizes the energy consumption of a circuit for a given time constraint



Minimum Energy Point in a Processor


MEP: tangent point of frequency and energy contours



Obtained using post-layout simulation of a processor

Motivation of Finding MEP

- MEP depends on operating conditions




- Frequency
- Temperature
- Activity factor

32-bit RISC processor
65-nm process

Goal: develop algorithm for tracking MEP

Concept of MEP Identification



$S_f > S_e$  MEP exists lower left

$S_f < S_e$  MEP exists upper right

MEP Identification Function

s_f : slope of frequency contour

$$s_f = \frac{\alpha V_{DD}}{\alpha V_{DD} - (V_{DD} - V_{TH})} \quad \dots \quad V_{DD} > V_{TH}$$

Control Parameters

$$s_f = 1 \quad \dots \quad V_{DD} \leq V_{TH}$$

s_e : slope of energy contour

Observed Parameters

$$s_e = \frac{E_s V_{DD}}{(2E_d + E_s)} \cdot \frac{1}{N_s}$$


Linear to
Temperature

Once E_d , E_s and T are obtained,
MEP identification can be easily done.

S. Hokimoto, T. Ishihara, and H. Onodera, "Minimum energy point tracking using combined dynamic voltage scaling and adaptive body biasing," Proc. of *IEEE System-on-Chip Conference*, Sep. 2016

Leakage Sensor

- Leakage to digital converter [1]
- Leakage power is proportional to V_{DD} and oscillation frequency f_{leak}
- E_S is estimated from V_{DD} and f_{leak}
- k_s is calibrated at test-time





$$E_S = I_{leak} V_{DD} D = k_s f_{leak} V_{DD}^2 \textcircled{D}$$


Delay of a critical-path replica

[1] I. Mahfuzul, J. Shiomi, T. Ishihara, and H. Onodera, "Wide-Supply-Range All-Digital Leakage Variation Sensor for On-Chip Process and Temperature Monitoring," *IEEE Journal of Solid-State Circuits* 2015

MEP Tracking Algorithm




Result of MEPT (20MHz → 4MHz)



32-bit RISC
 processor
 65-nm TT corner,
 25 °C, 4 MHz


- 74% energy reduction obtained
- 16% energy reduction over DVFS
- The max tracking error is 1.2%

Result of MEPT (25°C → 75°C)



- 7% energy reduction obtained
- 12% energy reduction over DVFS
- The max tracking error is 2.5%

Result of MEPT (activity 1.0 → 0.2)



- 21% energy reduction obtained
- 8.4% energy reduction over DVFS
- The max tracking error is 2.4%

Conclusion and Future Work

- MEPT algorithm proposed
 - Algorithm validated by 32-bit RISC processor
 - Tracking error is only **2.5%** at the worst case
 - Large energy reduction observed
 - 70% reduction observed when 20MHz → 4MHz
- On-going work
 - Run-time measurement of *delay*, E_d , E_s and *temperature*