

Graduate School of Information Science and Technology OSAKA UNIVERSITY

Reliable multiprocessor system for low voltage MPSoC

Yoshinori TAKEUCHI, Jun KAWABE Graduate School of Information Science and Technology

Osaka University

(C) 2017 Yoshinori Takeuchi MPSoC 2017, Annecy, France 2017/7/3-7 Osaka University

1



Introduction

Requirement for embedded systems

- Low power
- High performance
- MPSoC is expected for one of solutions as software defined hardware
 - High-performance by multi-function PE and multicore
 - Operating supply voltage is shrinking in order to save power consumption
 - Large current consumption by many functional units





Reliability considering power supply noise

Reason

- Low operating voltage by advancement of technology
- Near or sub-threshold operations on low power operation
- Noise from power supply swing becomes relatively-large
 - This effect becomes large when clock frequency becomes higher and current change becomes larger
 - Noise by electrical resonance on power line





Power supply model for SoC



Board Level Package Level Component Level $V = V + \Delta V$ Real circuit

(C) 2017 Yoshinori Takeuchi MPSoC 2017, Annecy, France 2017/7/3-7

University





Power supply swing





Power Delivery Network

M. Pant, P. Pant, and D. Wills, "On-chip decoupling capacitor optimization using architectural level prediction," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 3, pp. 319–326, Jun. 2002.

Power Delivery Network (PDN) is composed of RLC



R. Bertran, A. Buyuktosunoglu, P. Bose, T. J. Slegel, G. Salem, S. Carey, R. F. Rizzolo, and T. Stra, "Voltage noise in multi-core processors: Empirical characterization and optimization opportunities," in 2014 47th Annual IEEE/chACM International Symposium on Microarchitecture, Dec 2014, pp. 368–380.

$$V_{Die} = V_{nom} - V_{droop} - V_{didt} = V_{nom} - V_{noise}$$

The V_{noise} magnitude can be mitigated by adding decoupling capacitance – also known as *decap* There's a report that decap occupies 10% of chip area [1]

University



Related Work

- [2],[3] reduced dI/dt by gradually activation of functional unit
 - A few cycles are wasted every time the functional unit is used
- [4] reduced dI/dt by staggered core activation
 - [4] only considers start time of cores

[2] M. Pant, P. Pant, D. Wills, and V. Tiwari, "An architectural solution for the inductive noise problem due to clock-gating," in Proceedings of ACM/IEEE International Symposium on Low Power Electronics and Design, Aug. 1999, pp. 255–257.
[3] R. Singh, A. Kim, S. Kim, and S. Kim, "A three-step power-gating turn-on technique for controlling ground bounce noise," in Proceedings of ACM/IEEE International Symposium on Low Power Electronics and Design, Aug. 2010, pp. 171–176.
[4] A. Paul, M. Amrein, S. Gupta, A. Vinod, A. Arun, S. Sapatnekar, and C. H. Kim, "Staggered core activation: A circuit/architectural approach for mitigating resonant supply noise issues in multi-core multi-power domain processors," in Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, Sept 2012, pp. 1–4.
7 (C) 2017 Yoshinori Takeuchi MPSoC 2017, Annecy, France 2017/7/3–7 Osaka



Proposed Method

 Control mechanism to select activation of cores in order to limit current change below a specified level





Current Consumption Calculator

 Estimates current consumption at the next cycle by summing up current consumptions at each stage of instructions









Run/Stop Core Decision Method

Run/Stop core decision method is important

The task assigned to not activation core stalls

Directly affect processing performance of system

Run/Stop core decision method which suppresses performance degradation is required

(1) Maximum Current Change Selection Method (MCSM)
(2) Heuristics for Maximum Current Change Selection



(MCSM)

(1) Maximum Current change Selection Method

 Select a combination of run/stop core which maximizes current consumption at each cycle

Combinations of run/stop core at a certain cycle

Calcu coml	Exceed the limit	Current Change [µA]	Total [μA]	Core4 (9µA)	Core3 (8µA)	Core2 (9µA)	Core I (7µA)
r	NO	3	7	×	×	×	0
	÷	÷	:	÷	÷	÷	÷
Impl	NO	14	18	0	×	0	×
	NO	20	24	×	0	0	0
COST	YES	29	33	0	0	0	0



University

Current consumption at previous cycle: $4\mu A$ Maximum current change (limit): $20\mu A$



(2) Heuristics for Maximum Current change Selection

- Reduce combinations of run/stop core
 - Only calculates consecutive two, three, ..., and all cores from a certain core are selected as run core
- To avoid unfair selection, the core which starts calculation should be changed every cycle

When calculating from Core I

Combinations of run/stop core at a certain cycle

Corel (7µA)	Core2 (9μA)	Core3 (8µA)	Core4 (9µA)	Total [μA]	Current Change [µA]	Exceeds the limit?	Number of combinations is small
0	0	×	×	16	12	NO	Implementation
0	0	0	×	24	20	NO	<u>cost is small</u>
0	0	0	0	33	29	YES	COSC IS SITIAII

Current consumption at previous cycle: $4\mu A$ Maximum current change (limit): $20\mu A$

University



Experimental Setup

- Evaluation condition
 - Core processor: BrownieSTD32
 - ▶ 32-bit architecture, 4 stage pipeline, RISC processor
 - Number of cores:4
 - 100 programs were randomly chosen from DSPstone
- Proposed mechanism was implemented using 10-bit, 4bit, 3-bit, and 2-bit quantization of instruction current values





Experimental Result

Execution cycle increases as the current change constraint decreases because clock-gating frequently





Conclusion and Future Work

Conclusion

- Proposes noise reduction method by limiting current change by using dynamic instruction scheduling
- Proposes a method considering pipeline architecture behaviors of MP cores

Future Work

- Evaluate total effect of proposed method
- Reduce electrical resonance effect by instruction scheduling for MPSoC





Acknowledgement

This work was partly supported by JSPS KAKENHI Grant Number JP26330064





Thank you for your attention!

(C) 2017 Yoshinori Takeuchi



