

18th International Forum on MPSoC for Software-defined Hardware













SYNOPSYS

SUNDAY, JULY 29

06:00 pm Registration **07:00 pm** Welcome reception

MONDAY, JULY 30

ENABLING TECHNOLOGIES FOR MPSOCS

08:00 am Registration Opening

SESSION 1: KEYNOTE

CHAIR: PIERRE-EMMANUEL GAILLARDON

08:30 am Farhang Yazdani, *Broadpak, USA*.

Next Move: Heterogeneous Integration

09:30 am Break

SESSION 2: MINI-KEYNOTES

CHAIR: PIERRE-EMMANUEL GAILLARDON

10:00 am Fumio Arakawa, *The University of Tokyo*,

Japan.

An efficient micro-architecture for cryptographic engine of IoT devices

10:12 am Eric Monchalin, *Atos, France*.

Think AI First

10:24 am Andreas Herkersdorf, *TU Munich*,

Germany.

Regional Coherence and Near Memory Acceleration in Distributed-Shared-

Memory Architectures

10:36 am Yoshifumi Sakamoto, *IBM Japan*, *Japan*.

Study to apply accelerator using FPA to learning server of self-driving vehicle

10:48 am Sungioo Yoo, Seoul National University,

Korea.

Towards 4-bit Hardware Accelerator

for Very Deep Neural Networks

11:00 am Gabriela Nicolescu, *Ecole Polytechnique*

de Montréal, Canada.

Security for smart applications

11:12 am Panel Discussion

12:12 pm Lunch

SESSION 3: IN-DEPTH/MINI-KEYNOTES

CHAIR: YOSHIFUMI SAKAMOTO

02:00 pm Yankin Tanurhan, *Synopsys, USA*.

There's Safety in Numbers:

Heterogenous Processors for ADAS

Applications

02:30 pm Gerhard Fettweis, *TU Dresden, Germany*.

On Designing a 5G MPSoC

03:00 pm Masaaki Kondo, The University of Tokyo,

Japan.

Reinforcement Learning-Based Adaptive Power Management for Energy Harvesting IoT Devices

03:12 pm Tohru Ishihara, Kyoto University, Japan.

Minimum Energy Point Tracking

Exploiting All-Digital On-Chip Sensors

03:24 pm Break

SESSION 4: IN-DEPTH/MINI-KEYNOTES

CHAIR: YOSHIFUMI SAKAMOTO

04:00 pm K. Charles Janac, *Arteris Inc.*, *USA*.

Interconnect Physical Optimization

04:30 pm Takashi Miyamori, *Toshiba Corporation*,

Ianan

200m-Range-Imaging LiDAR with Smart Accumulation Technique for

Autonomous Driving Systems

Autonomous Dilving Systems

05:00 pm Norbert When, *University of Kaiserslautern, Germany.*

Kaisersiaaiern, Germany.

The (DRAM) Memory Challenge in

Computing Systems

05:12 pm Panel Discussion

07:00 pm Dinner

TUESDAY, JULY 31

HIGH PERFORMANCE COMPUTING

08:00 am Registration

SESSION 1: KEYNOTE

CHAIR: KEES VISSERS

08:30 am Paul Joyce, *Dell EMC*, *USA*.

IoT: Transforming Industries and

Enabling Human Progress

09:30 am Break

TUESDAY, J HIGH PERFO	ULY 31 DRMANCE COMPUTING	04:30 pm	Pierre Paulin, Synopsys, Canada. Challenges and Solutions for Future-
SESSION 2: IN-DEPTH/MINI-KEYNOTES CHAIR: KEES VISSERS		05:00 pm	Proof Neural Network Accelerators Wei Zhang, Hong Kong University of Science and Technology, Hong Kong.
10:00 am	Kerry Kelly, <i>University of Utah, USA</i> . AQ&U: Using low-cost IoT solutions to		Static and Dynamic Hybrid Cache Management for CPU-FPGA Platforms
	understand and address local air- quality challenges	05:12 pm 07:00 pm	Panel Discussion Dinner
10:30 am	Tsuyoshi Isshiki, Tokyo Institute of	_	Y, AUGUST 1
	Technology, Japan. C2RTL SoC Synthesis/Verification		SOFTWARE
	Framework for IoT Edge Devices	08:00 am	Registration
10:42 am	Akihiko Shinya, NTT Nanophotonics	SESSION 1:	: KEYNOTE
	Center, Japan. Nanophotonics technology for low-		ABRIELA NICOLESCU
	latency and low-energy optical	08:30 am	Ike Nassi, <i>TidalScale, USA</i> .
	information processing	00.20	Software-Defined Servers
10:54 am	Shinya Takamaeda, Hokkaido University,	09:30 am	Break
	Japan.		: In-Depth/Mini-Keynotes
	QUEST: A Log-Quantized Deep Neural		ABRIELA NICOLESCU
	Network Engine with 3D Stacking SRAMs	10:00 am	Masaki Gondo, eSOL Co., Ltd., Japan.
11:06 am	MarilynWolf, Georgia Tech, USA.		Update on AUTOSAR Adaptive
11.00 am	Smart Stacked Image Sensors		Platform and application of scalable distributed microkernels
11:18 am	Jiang Xu, Hong Kong University of	10:30 am	Arnaud Grasset, <i>Thales Research</i> &
	Science and Technology, Hong Kong.		Tech., France.
	RSON: Silicon Photonic Network for		Reliable Embedded Systems for
11 20	Rack-Scale Computing System		Critical Applications
11:30 am	Panel Discussion Lunch	10:42 am	Youn-Long Lin, Professor at National
12:30 pm	Lunch		Tsing Hua University, Taiwan.
	IN-DEPTH/MINI-KEYNOTES		DRAM-Centric Accelerator Design for Large DNNs
	NKIN TANURHAN	10:54 am	Gerd Ascheid, RWTH Aachen
02:00 pm	Francois Neumann, Safran Electronics &		University, Germany.
	Defense, France. High performance computing within		Towards a Power Efficient
	constraints of certification and		Embedded DNN (Deep Neural
	embedded environment	11.06	Network) ASIP
02:30 pm	Greg Nielson, Nielson Scientific, USA.	11:06 pm	Victor Grimblatt, Synopsys, Chile. Smart Agriculture – How to Improve
	3D Silicon Nanofabrication of Multi-		the Throughput of the Soil using IoT?
	Functional Interposers for 3D	11:18 am	Contest Winner
02.00	Integration	11:30 am	Panel Discussion
03:00 pm	Rolf Ernst, Technische Universität Braunschweig, Germany.	12:30 pm	Lunch
	Model-based MPSOC Self-adaptation	SESSION 3:	: IN-DEPTH/MINI-KEYNOTES
	for Critical Systems		CHARLES JANAC
03:12 pm	John Goodacre, University of	02:00 pm	John Bainbridge, NetSpeed Systems,
	Manchester/Kaleao Ltd/ARM Ltd, UK.	•	USA.
	Designed for scale-out: Brain vs. Brawn		A Software-Defined SoC Interconnect
03:24 pm	Break		Fabric for Enabling AI Applications
SESSION 4:	IN-DEPTH/MINI-KEYNOTES	02:30 pm	Yoshihiko Hirota & Masahiro
CHAIR: Ya	nkin Tanurhan		Murakami & Yoshitaka Yaguchi, Konica Minolta, Japan.
04:00 pm	Kees Vissers, Xilinx, USA		Acceleration technology to support
	Design and Analysis of Reduced		the evolution of next-generation MFP
	Precision LSTM Networks on FPGA.		6 · · · · · ·

WEDNESDAY, AUGUST, 1 EMBEDDED SOFTWARE		SESSION 3: IN-DEPTH/MINI-KEYNOTES CHAIR: TSUYOSHI ISSHIKI		
				03:00 pm
03:12 pm	based on Intensity Distribution Analysis for Industrial Vision Systems Tsuyoshi Sato, <i>Pioneer, Japan</i> .	02:30pm	Memristive Memory Processing Unit Pei-Lin Pai, Winbond, Taiwan. Emerging Memory for Artificial Intelligence and IoT	
	3D-LiDAR technology for high level autonomous driving systems and sensor interface requirements for SoC (ECU)	03:00 pm	Yoshinori Takeuchi, <i>Kindai University, Japan.</i> Coding Analysis for Spiking Neural	
03:24 pm	Panel Discussion		Network Models	
04:24 pm	Speakers Meeting	03:12 pm	Hiroyuki Tomiyama, Ritsumeikan	
05:30 pm 08:00 pm	Social Activity Gala Dinner		University, Japan.	
os:oo piii	Gala Dillilei		Malleable Task Scheduling for Multi-	
THURSDAY,		03:24 pm	/Many-core Platforms Break	
	NEOUS MPSOCS			
08:00 am	Registration		: In-Depth/Mini-Keynotes suyoshi Isshiki	
SESSION 1: KEYNOTE CHAIR: FRÉDÉRIC, PÉTROT		04:00 pm	Yuan Xie, UCSB, USA.	
08:30 am	Shuichi Yamane, Socionext Inc., Japan.	•	Memory-centric architecture to close	
00.50 am	Hyper scale server		the gap between compute and memory	
09:30 am	Break	04:30 pm	Yuichi Nakamura, NEC Corp., Japan. SX-Aurora Tsubasa, HPC meets	
SESSION 2:	MINI-KEYNOTES		machine learning	
CHAIR: FR	EÉDÉRIC, PÉTROT	05:00 pm	Frédéric Rousseau, TIMA Lab - Grenoble	
10:00 am	Nicolas Ventroux, CEA-List, France.		University, France.	
	Neural Computing in Embedded		Communication Consistency for	
40.40	Systems		Hardware Context Switch on	
10:12 am	Yuko Hara-Azumi, Tokyo Institute of	05.12 nm	Heterogeneous FPGAs Panel Discussion	
	Technology, Japan.	05:12 pm 07:00 pm	Dinner	
	Highly-Scalable and Flexible Multicore	07.00 pm	Diffici	
10:24 am	Processors with Limited ISAs Hiroki Matsutani, Keio University, Japan.	FRIDAY, AU DEEP LEAR	IGUST 3 NING AND NEURAL NETWORKS	
	Accelerating Anomaly Detection	08:00 am	Registration	
	Algorithms on FPGA-Based High-			
10:36 am	Speed NICs Voos van Borkel Eniosson Eindhoven		: KEYNOTE	
10:30 am	Kees van Berkel, <i>Ericsson, Eindhoven University of Technology, The</i>	CHAIR: W		
	Netherlands.	08:30 am	Rob Aitken, ARM, UK. Buzzword spotting: Machine learning	
	Exascale Computing for Radio		at the edge of a trillion node IoT	
	Astronomy: Mapping Dataflow Graphs	09:30 am	Break	
10.40	to Circuits	Cmaarar 2	Ly Depart /May Linear Comp	
10:48 am	Jishen Zhao, UCSD, USA.		SESSION 2: IN-DEPTH/MINI-KEYNOTES	
	Heterogeneous Processing-in-memory	CHAIR: W		
11:00 am	for Energy-efficient CNN Training Anca Molnos, CEA-Leti, France.	10:00 am	Peter van der Made, BrainChip Inc., USA.	
11.00 am	Towards secure, low-power IoT		Introducing the Akida Spiking Neural Network Reconfigurable NeuroSoC	
11·12 am	Panel Discussion	10.30 am	Masatashi Ishii IRM Pasagrah Talaya	

10:30 am

Masatoshi Ishii, IBM Research - Tokyo,

NVM neuromorphic core with on-chip

learning capability

Panel Discussion

Lunch

11:12 am

12:12 pm

11:00 am	Song Yao, DeePhi Tech, China.
	The Evolution of Deep Learning
	Accelerators Upon Evolution of Deep
	Learning Algorithms
11:12 am	Danilo Pau, STMicroelectronics, Italy.
	The (Artificial Intelligent) Cyber-
	Physical Revolution: From Theory to
	Practice
11:24 am	Frédéric, Pétrot, TIMA Lab - Grenoble
	University, France.
	Acceleration of software simulation in
	dynamic binary translation
11:36 am	Panel Discussion
11:40 am	Closing
12:40 pm	Lunch