How Can SFQ Technology Contribute to Quantum Computing?

Koji Inoue Kyushu University

(Collaborated research w/ Nagoya Univ. and SNU)

What is the Architectural Challenge in Post-Moore's Era?



Single-Flux-Quantum (SFQ) Logic







S. Nagasawa et al. IEICE Trans. Electron. E97-C (2014) 132-140.

Pulses are generated only when JJs switch.

 $I = I_{\rm C} \sin \Phi$

dt

• Extremely low power

I-2 ps

~lm<

- ${\sim}I~{\mu}W$ gates operating at 100 GHz
- High-speed operation
 - >100 GHz demonstrations, etc.
- Ultrafast interconnects

Signal transmission at the speed of light (SFQ has no mass)

SFQ Logic Gate (AND)

- Use "Clock" as a timing reference for synchronization.
- Every logic gate is clocked gate and has the latch function.



Fabrication Process

• 3–10 layer process is under development in Japan, US, and China.

AIST Advanced Process, Japan 1-μm sq. JJ, Nb 9-layer + Mo



S. Nagasawa et al. *IEICE* **E97-C** (2014) 132-140.

32-GHz, 6.5-mW SFQ MPU 25,403 JJs, 4.1 x 5.3 mm²



K. Ishida et al., VLSI 2020





56GHz 1.6mW ALU ISLPED'17 Design Contest Honorable Mention



48GHz 5.6mW Multiplier ISSCC'19 SilkRoad Award

10.03.00.00.00.00.00.00.00	the second se
Counter	
DM	AN TOM ANTINA
Ctrl	SFR
Concurrent	Counter a
Concurr	ant and counter
14 T L L D	ALCONTRA E

32GHz 6.2mW Processor VLSI Symposium'20 Selected as a featured paper



50GHz AI Accelerator MICRO'20

How can SFQ Technology Contribute to Superconducting Quantum Computers?



A Case for NISQ Machine

Computer Architecture Letter'24

Ueno et al., "Inter-Temperature Bandwidth Reduction in Cryogenic QAOA Machines," IEEE CAL, Jan.-Jul. 2024. Ueno et al., "SFQ counter-based precomputation for large-scale cryogenic VQE machines," DAC WIP Poster, July 2024.

System Level Architecture Optimization





- Superconducting quantum computer requires many intertemperature cables
 - Hardware complexity, heat inflow, peripheral power, etc.
- For QAOA, <u>qubit measurement readout</u> communication is the dominant
- Counter-based SFQ architecture reduces meas. Bandwidth

Towards Fault-Tolerant Quantum Computing ISCA'22&ISCA'23

How SFQ Technology Contribute to Superconducting Quantum Computers?



XQsim: Research Overview

Full QCP µarchitecture

QCP modeling tool

PDU PIU PSU TCU QID LMU PFU EDU Error decode unit (EDU) Pchinfo buffer Pchinfo buffer Image: SM_srmem Image: SM_srmem

Detailed RTL impl. & validation



10+K qubit QCP arch.



Temp. & Tech. & Arch. optimizations₃

Cross-technology modeling & simulation

XQ-estimator:Validation

SFQ model accurately predicts the frequency and power

- Compared with the post-layout analysis using AIST 1.0 μ m process library
- Validated with the circuits in various QCP units (e.g., EDU, PFU)



ayout of spike generator and direction logic inside EDU



Layout of PF updater inside PFU



XQ-simulator: Overview

- Run simulation to report scalability metrics and manageable qubit scale
- Integrate a quantum simulator for the functionally correct simulation



Ilkwon Byun, et al., "XQsim: Modeling Cross-Technology Control Processors for 10+K Qubit Quantum Computers," ISCA, June 2022.





