

# Scaling a Shared Memory Manycore



RAN GINOSAR





#### Contents

- Shared Memory Manycore
- Research Questions:
  - Scale Up
  - Scale Out



## Shared Memory Manycore





## Shared Memory Manycore



## Shared Memory Manycore





# Shared Memory Programming Model

- "Software is king"
- Main purpose of shared memory architecture: ENABLE SIMPLE SOFTWARE
- Programming model resembles PRAM-CREW
  - Parallel Random Access Machine—Concurrent Read, Exclusive Write
  - Single program execution (manycore ≠ multicore)
  - No need for cache coherency
- Sequential tasks executed by cores Task-dependency-graph executed by scheduler [1]



## Shared Memory Observations

- Memory read = cache line fetch
- Memory write = cache line update / word update
  - Write-back vs. write-through
  - Memory access time is unknown and it varies
  - No data locality is assumed
    - All memory banks are *perceived* similarly close (similarly far) from every processor
  - No data locality is allowed !



#### Advantages

- Simple architecture
  - Simple to program
  - Simple to compile
  - Simple to implement
  - Simple to scale ← subject of this talk
- High CPU utilization
- High power efficiency



# Scale Up





#### Baseline



#### 1. Scale Up: more of the same





#### 2. Scale Up: Acceleration—per core or per chip?



# 3. Scale Up: GALS (transparent) Clusters ?



14

#### **RECALL:**

- Memory access time is unknown and it varies
- No data locality is assumed
  - All memory banks are *perceived* similarly close (similarly far) from every processor
- No data locality is allowed !



# Scale Up Evaluation ?

- Architecture level simulations
- Which benchmarks?
  - CNN & LLM inference
  - FFT
  - Matrix Multiply
  - Optional 4G/5G codec: Turbo + LDPC





Multiple **chips** and/or Multiple **chiplets** in same package



## Scale Out

- Maintain shared memory architecture over multiple chips/chiplets
  - "Architecture" = the view presented to software
  - Software should see a "single address space" shared over multiple chips/chiplets

#### **RECALL:**

- Memory access time is unknown and it varies
- No data locality is assumed
  - All memory banks are *perceived* similarly close (similarly far) from every processor
- No data locality is allowed !

CHALLENGE

• Transparent & efficient access to remote memory



#### Transparent Access to Remote Memory

- Already addressed in large compute systems—datacenters & HPC
- Alternatives:
  - 1. Non-transparent message passing (MP)
    - SW issues SEND() & RECV(), handled by OS  $\rightarrow$  context switch & long latency
  - 2. RDMA (infiniband, RoCE, NVlink)
    - SW employs LOAD / STORE, HW catches and executes  $\rightarrow$  shorter latency
  - 3. Hybrid MP/RDMA
    - Two SW layers: Application (e.g. Al training) assumes shared memory, Framework selects MP or RDMA
- Too complex for our purpose



## Lower Complexity Shared Memory

- More suitable for small systems (Edge, embedded)
- So far, we have used MP
  - Shared memory within a chip, distributed computing among multiple chips
- Extension of GALS is possible and "easy"
  - Drawback: wide datapath between chips  $\rightarrow$  too many I/O pins
- Instead, use SERDES and High-Speed Serial Links (HSSL)



## **RECALL: GALS within a chip**



21

#### **Study distributed scheduler**

#### Extend to Multiple Chips/Chiplets

 $\tilde{\mathbf{X}}$ 



#### Actually, a "transparent" network is needed



#### Network is needed to scale beyond 2 chips/chiplets



NoC extended to NoC\* (spanning multiple chips/chiplets)



## Scale Out Evaluation ?

- Architecture level simulations (same as for Scale Up Evaluation)
- Which benchmarks?
  - CNN & LLM inference
  - FFT
  - Matrix Multiply
  - Optional 4G/5G codec: Turbo + LDPC



## Summary

- Shared memory manycore is "simple"
- As a result, it has been shown useful
- Now it is time to scale
- Research questions:
  - How to scale up?
  - How to scale out?
  - How to evaluate scaling?









