

# How do we debug and verify errors on 100,000-node systems?

Insights through our supercomputer system projects



Fujitsu Ltd. Takahide Yoshikawa

### What is the Supercomputer System?

• Supercomputer can process huge amounts of calculations by

- Designing dedicated acceleration modules
- Connecting large amounts of nodes

• Applications of the systems = Computer Simulations



#### **History of our Supercomputer System**







- 1. Overview of Fugaku Supercomputer System
- 2. Reliability of Supercomputer Systems
- 3. Pre-Silicon Verification and Debug (Function and Performance)
- 4. Post-Silicon Validation and Debug
- 5. Manufacturing Test
- 6. Summary

### A64FX CPU



### • TSMC 7nm FinFET & CoWoS

- Broadcom SerDes, HBM I/O, and SRAMs
- 594 signal pins

CPU		SPARC64 VIIIfx	A64FX		
Systen	n	K computer	Fugaku		
Year		2010	2020		
Packag	ge type	SCM	2.5D		
Substr	ate	GC	Organic+SilP		
1 <sup>st</sup>	Method	C4	C4		
level	Material	Sn-Ag	Sn-Ag		
	Melting point	221 °C	221 °C		
2 <sup>nd</sup>	Method	BGA	BGA		
level	Material	Sn-Ag-Cu	Sn-Bi-Ag		
	Melting point	220 °C	138 °C		
Si-tech	nology	45 nm	7 nm		
Tr. nur	nber	760 M	8,786 M		
Die siz	e	511 mm <sup>2</sup>	422 mm <sup>2</sup>		
PKG si	ze	55x55 mm	60x60 mm		
BGA p	ins	2.408	2.728		





#### FUITSU **Tofu Interconnect Controller Chip (ICC)**

 SPECS of TofuD **Clock Speed** Link Bandwidth

#### 425MHz 6.8GB/s

- Features
  - 6 Packet Processing Engines
  - 28Gbps x 2lanes x 10ports
  - Tofu 6-dimensional Connections



A64FX (7nm) for Fugaku K-Computer in 2012 in 2020



### Fugaku System

## FUJITSU



Unit	# of nodes	Description
CPU	1	Single socket node with HBM2 & Tofu Interconnect D
CMU	2	CPU Memory Unit: 2x CPU
BoB	16	Bunch of Blades: 8x CMU
Shelf	48	Зх ВоВ
Rack	384	8x Shelf
System	158,976	432Racks×384CPU = 165,888≠158,976 396Racks are Full, 36Racks are Half(192CPUs)



- 1. Overview of Fugaku Supercomputer System
- 2. <u>Reliability of Supercomputer Systems</u>
- 3. Pre-Silicon Verification and Debug (Function and Performance)
- 4. Post-Silicon Validation and Debug
- 5. Manufacturing Test
- 6. Summary



#### If a CPU would be broken once in 100 years,



In order to achieve a high-availability system, each component should have superior reliability.

### Availability of Fugaku and K-Computer



 Execution time of TOP500 (June 2024) benchmark. The whole system can run hours. It means that each CPU be broken once in 147 - 296 years.

	Computor	PerformanceExec. Time				
	Computer	PFlops	Hour			
1	Frontier	1206	2.21			
2	Aurora	1012	4.36			
3	Eagle	561	0.54			
4	Fugaku	442	4.04			
	K Computer	10.51	29.47			



### **Actions to Assure the Reliability**



Identifying failures and bugs in the **smallest configurations**. Also, even if there is, system makes it **avoidable**.

Action 1: Taking a larger margin (Frequency, Voltage etc.) Action 2: Implement logics to avoid suspected modules



Action 3: Finding bugs as early as possible → Dedicated verification and test logics

## **Verification and Validation of Fugaku**

- Verifying huge system by gradually building up from small parts
- The later bug is found, the more time requires to fix.
  →Bugs should be found as early as possible.



## **Verification and Validation of Fugaku**

- Verifying huge system by gradually building up from small parts
- The later bug is found, the more time requires to fix.
  →Bugs should be found as early as possible.

	Component Verification	Integrated Verification	System Verification	Post-Silicon Validation		
Target Scale	Single Module $\sim$ 100kGates	Multiple Modules $1$ MG $\sim$ 100MG	$1{\sim}11$ nodes 100MG ${\sim}$	>3nodes		
Target Spec.	Implementation	I/F	System	System		
Verification Platform/Tool	Simulator Formal Tool	Simulator Emulator(Accelerator)	Emulator	Prototype System		
Times to Fix Bug	Hours	Days	Weeks	Months		



- 1. Overview of Fugaku Supercomputer System
- 2. Reliability of Supercomputer Systems
- 3. <u>Pre-Silicon Verification and Debug</u> (Function and Performance)
- 4. Post-Silicon Validation and Debug
- 5. Manufacturing Test
- 6. Summary

X

### **Configurations for Pre-Silicon Verification**

The A64FX CPU's interconnect has 10 ports. The following three configurations were set to verify the communication functions.

• <u>1 node loopback for functional verification</u> Each port has loopback logic.

This can cover most functional verification scenarios.

#### • <u>3 nodes torus</u> for high load verification

If there is a difference between sending and receiving capacity, one of them cannot make enough load. Thus, verification is conducted at 2 : 1.

### <u>11 nodes star connection</u>

This configuration is too time-consuming to set up. We did not use this setting during Fugaku development.







#### Copyright 2024 FUJITSU LIMITED

### **Performance Verification: Throughput**

### Base Performance

- These are measured between 2 nodes.
- Before the prototype was available, we assumed that there were no bottlenecks in the analog circuit and network cables.
- So, the logics are directly connected.

### Send/Receive Capability Chec

• These are **measured among 3 nodes**.

• Specifically,

- 2 nodes sending to 1 node
- 1 node sending to 2 nodes

to capture the difference in sending and receiving performance.





### **Performance Verification: Latency**

- Latency is measured between 2 nodes.
- The latency of analog modules (PHY and MDI) is replaced with fixed values obtained from the specifications.
- How we measure the latency:
  - Identifying and agreeing on the I/F signals between modules.

If a clear separation is not made, misunderstandings will occur and the accumulated latency will not match with the end-to-end latency.

- Getting target latency values from each module (L1\$, TNI etc.).
- Tracing a single packet in the waveform

	oform 1 - Sim	Vision							
	¥[m•]	tt: 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	j 🖅 🕹 🏦 🛓 🛓	Time: 200 10	44.215no : 11,71 💌	, + - = H = H	Search Times: Va	lue 🕶	■ 熱。熱。
	00rs  200	0ns	4000ns	j5000rs	6000rs	7000ns	8000ns	3000rs	10,000ns
			( 440 ( 440 A A A A A A A A A A A A A A A A A A	000+ 00000+ 👘		0 + 00+			0000000_20420000
	0000000_00000000		<b>00+ (000000+)) (0</b> 0	000 <b>0 4</b> 0000				00000	00000000_1041021c
		DOM: DOMEO			0.10.001.0 1		0001 0102		04 00
	0000000_0000000	X.ee	10> 🕺 00000000_0000000	10			B ( B ) ( B )		0_0000000
	0000000_00000000		0000000_0000000	10				0	
	10		te 🛄 Oc	100			01 17 00	))( 00	01
,	0000000_00000000	1000	Deccesso_coccas	lūc 👘			((1 (1) P (1 000)	40000	00000000_80410210
		10.0	• 00000000_00000000				11 I I I I I I I I I I I I I I I I I I		0000000_00000###

Courtesy of Cadence (SimVision™)





## 41% of verification work = debug

#### Workflow of the Debug:

1 Check the verification env. again, again and again...

#### **2** Narrow down module

Designers typically cover their own modules. (L1\$, ALU, Memory Controller, etc.) Unless the name of the designer is not identified, no one will take the issue.

→ The responsibility of the verification engineer is not simply to detect the issue, but to narrow down the suspected module.

#### **3** Designer analyze the trace and fix

#### 4 Regression

Once the bug is fixed, the same verification scenarios are run to confirm the fix. Moreover, **related scenarios are run to check the fix does not affect other logic**.



Courtesy of Wilson Research Group and Siemens EDA

### How to debug the hardware (Function)

Identifying suspected modules by comparing spec. and signal waves.

Verification engineers know the typical behavior of every single module.

Component/Integrated Verification

All the sequences after reset can be observed. Therefore, the cause of the bug can always be found. (Root cause analysis by tools is also possible.)

#### System Verification

On the other hand, if one takes the waveform of the entire CPU, it becomes **4GB/100kCycles**.

Typical system verification scenarios run more than **1 billion cycles**, so it is impossible to get all the sequence.

→ Waveform of a short time period and limited signals are collected many times to debug.

Courtesy of Cadence (SimVision™ Debug and Indago™ Debug Analyzer)

19









- 1. Overview of Fugaku Supercomputer System
- 2. Reliability of Supercomputer Systems
- 3. Pre-Silicon Verification and Debug (Function and Performance)
- 4. Post-Silicon Validation and Debug
- 5. Manufacturing Test
- 6. Summary

## Configuration for Post-Silicon Validation FUJITSU

At the Post-Silicon, the wiring inside the chassis (Cable Box) is fixed.

- For 1 node loopback for functional validation The internal test logic of the PHY module is used.
- For 3 node torus for high load validation A specially modified Cable Box is applied. Also, OS and firmware are revised for the validation environment.



**For inter-node transmission** test The production cable box should also be tested. Thus, only the cable routing is changed for dedicated configuration.



Dedicated Equipment: Handling cables top to bottom, right to left.







## **Post-Silicon Validation Scenario**

Building 1 node to 1 rack(384 nodes) system and confirming the function, power, and performance.

- Requirements to validation scenario
  - Hand-written scenarios end up running in a few minutes.
  - Longer scenarios should be automatically generated.
- Random Scenario Generator
  - **①Offline (pre-flight)** 

    - Generating sequences on server
      Getting expected result by using ISS<sup>(\*)</sup>
      <u>Uploading sequences and expected result</u>
      Running sequences and checking result

#### **2**Online (in-flight)

(\*) ISS: Instruction Set Simulator

- Uploading random sequence generator
  Generating sequences on CPU under validation (90% of time is spent on generation.)
  Running the same sequence twice (on different cores/configurations/addresses)
- 4. Comparing the results

© いらすとや





Seq. Generator



### **Debug on Post-Silicon Validation**



- 1. Distinguishing between **Defective Hardware and Bug** by replacing CPUs, Memories, etc.
- 2. Selecting signals which may be connected to the failure, and capturing values through trace buffer.
- 3. Guessing the hardware behavior using the values.
- Trace Buffer is small (a few KB), values are captured over and over again varying signal set/timing/instruction sequences.

#### Is it possible to automate this? $\rightarrow$ NO!

- Hardware is operating as written in RTL.
- "Right Behavior" is described in a natural language (Spec. Sheet).
- To tell the difference between them is impossible so far. Incomplete automation makes debugging more difficult.



- 1. Overview of Fugaku Supercomputer System
- 2. Reliability of Supercomputer Systems
- 3. Pre-Silicon Verification and Debug (Function and Performance)
- 4. Post-Silicon Validation and Debug
- 5. <u>Manufacturing Test</u>
- 6. Summary

### **Fugaku Assembly Line**







- 1. Overview of Fugaku Supercomputer System
- 2. Reliability of Supercomputer Systems
- 3. Pre-Silicon Verification and Debug (Function and Performance)
- 4. Post-Silicon Validation and Debug
- 5. Manufacturing Test
- 6. <u>Summary</u>

### **Summary of this Presentation**



In this presentation, I have introduced some part of our Quality Assurance Methodologies:

- Overview of Fugaku system
- Verification, Validation and Manufacturing Test
  Smaller Environment and Shorter Time techniques are the key

#### Debug

Introducing the reality that verification eng. Have to narrow down bugs.

These efforts ensure the reqiability and then enable the stable operation of Fugaku, with 158,976 CPUs.



If you have any questions please get in touch:

Takahide Yoshikawa yoshikawa.takah@fujitsu.com