



BECAUSE THE ONLY CONSTANT IS CHANGE! Adaptable SoCs and ASICs with eFPGA

Yoan DUPRET, Managing Director & CTO

June 17, 2025





The law of accelerating returns applied to ICs

Technical innovations have the tendencies to feed on themselves, increase the rate of further innovations leading to exponential rate growth of innovations.







3 structural megatrends imply an exponential requirement for adaptive ICs







Evolving Solutions to Complex Algorithms

Solutions today are implemented in either FPGAs or ASICs/SoCs, but Hybrid offers Best of Both



4





eFPGA IP and Software

ombine ASIC/SoC and PGA PGA

Enable SoC lifetime reprogrammability Configuration Software Origami Programmer





Pioneers of eFPGA IP

15+ YEARS

ADVANCED ARCHITECTURE ADAPTABLE

LUT6 Adaptive DSP 3rd-Party Memory Any Hard Macro Integration

CUSTOMER SUCCESSES

Al, Security / Cryptography, RF Digital Front End, FSMs, Bridging

Multiple Customers Many Markets

5G, Aerospace, Consumer, Defense, IIoT, Mobility

bmenta

ANY FOUNDRY ANY NODE

100%

3rd-party Standard Cell

IP DELIVERY < 2 WEEKS Highest Yield & Reliability 99.8%

Test Coverage Standard Scan-Test <page-header>















Origami Programmer

FROM RTL TO BITSTREAM GENERATION

- Inputs:
 - Application RTL
 - IEEE Verilog / SystemVerilog / VHDL
 - Constraints: timing & IOs

• Outputs:

- Bitstream
- Simulation model
- Timing reports
- GUI interface:
 - o STA
 - Resources visualisation
 - Congestion maps
 - Move and reallocate resources
- From synthesis to bitstream generation: Menta development
- No external tool required
- Full Command Line/Scriptable
- Redistributable

ogress	081	Timing bar					© Resources	: summary		
									Type	Arch
	×	No path selected					✓ ELB			49
aw	@ B						LE	7		392
							<u>а</u> ре	F		392
onfiguration							DSP/M	/emory		0
auto_computed_3	Open 😝						Bound	tary DFF		443
Ceneric typical	• •			Ê			✓ Ports			443
	10-10						N	_		221
K workers .	Open 😝						0.	лт		222
10 Design constraints	Open 🖯 😌			L L L L L L L L L L L L L L L L L L L			Resource	s summary Application primitives		
30 ID constraints	Open 🔒						Nets			
	april 0				8 8		Cathorn			
rocess					113		CFIRE D			
💢 🤤 🍃 Synthesis									Name	^
🗙 🙆 🍃 Place					101		= LA			
M A Drute					88		1.0			
🖌 🥥 🖡 Katak	· · · · ·						-			
enerate output files				1			0_Z			
🕫 🤤 🍃 Ports locations	•									
💥 🙆 🍃 Timicos Report										
the second se					8		-			
a, 😋 🖌 Simuladon models	•									
💥 🤤 庨 Bitstream generation	0									
ners	(#)(#)									
			╘╍╼┙╵╵╘╍╍┙╵╵							
Layer	<u> </u>						Nets P	ths Instances Density		
/ Blocks							Properties			
ports	V	4					s Hoperoe			
	V 1	Log console					9 B			
LOPP/Memory	~	>				R 4 🖸	Image: A set of the			
LUT	2	- mingrine ger	ienc_opear				•			
DEE	1	Masimum comb	inatorial delay: 0.862	949 m						







PQC Algorithms Implementations on Menta eFPGA





IP

Fmax*	LUTs	Flops	DSP	Memory
64	13,814	5,344	3	36

PQSecure-CRYSTALS-1000: A unified hardware IP for CRYSTALS-KYBER and CRYSTALS-Dilithium with protection against Simple Power Analysis (SPA) and First-Order Differential Power Analysis (DPA) attack protection achieved through masking and shuffling. Timing attack protection through constant-time operation.

the lot bring at 42 at 12 at 14 at 14 at 15		The second
and the first of an an an an an and an and an	the second second billing distance	
the start and a start at an areas desided and	THE PARTY AND	
		The second se
10 S S S S S S S S S S S S S S S S S S S	1	
	A set of the set of	
	State of the second	
		THE REPORT OF A DESCRIPTION OF A DESCRIP
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	The second second second second second	
	cccccccccccccc	
an der die die bei gen bei gen bei gen bei bei bei bei bei	an aft an fin an an fin fin an fin an defpertant	The second sec
ter bit for bie bie gie ein bie die die bie bie ein ein bie	and be be an an be at an at an at an an an at at	
aft an an array har to be be be as an a	a contract of the state of a large and	
and the second second second		
the second s		The set of a set of the
Parter preserves	3 Bei Bei Bei Bei Beilt, 3. feiße Bei Beilte Beilte B	The Party of the P
	and the second sec	
a provide a france	a number to the berry	
ant an	an fei pe ber an ar ar ar fe all an bei an	
1		
CONTRACTOR OF A DATE	A REAL PROPERTY OF A READ PROPERTY OF A REAL PROPER	
	a second state of a second state of a second state of a	
	· · · · · · · · · · · · · · · · · · ·	
建制和数和机构数据数数机构机构	- 机形形形机制的形成机构机	
as provide a service of the	a section of the section of the section of the	
IS CONTRACTORY -	* * * * * * * * * * * * * * * * * *	THE REPORT OF A DESCRIPTION OF A
· · · · · · · · · · · · · · · · · · ·	and bit an	The second se
9 9 9 9 9 9 1 1 2 1 1 1 1 1 1 1 1 1 1 1		
34319 MM		The second s
		A CALL OF A REAL OF A REAL OF A REAL PROPERTY OF A
		and the second
SEFERENCESSEE	 An an an an act of on an an an an an an an an 	
att feb att att att att feb feb feb att att att att feb	an	
ter an im er er fran er in er er in er er	an feinen feinen bei	
**************	and har me be man pe an ar an an ar ar de ar ar	
and the second sec	at he as at at at at he at at at at he at at	
and a second second second second		
		STATE OF THE OWNER
	and the second	and the second
ALL CHARTERS HAVE AND	A R. R. Bullet B. B. D. D. D. R. R. R. R. R. B.	
er kreite er	Le fin de de de la ser be de de la de de	CONTRACTOR OF PRIME SHOP IN A REAL PRIME HAVE A REAL PRIME AND A REAL PRIM
at at at at at at at at be befat bi at te at a	a at	
er et er er er er at in in in fir fr fr fr an ?	in an an frian an an an an an an frian an an an	A ST AT
an or or de to an to be the property of the set		Charles a second a second s
the state of the s		
ALC: NO CONTRACTOR OF A	A Street of the second s	
and the second se	A PROPERTY OF THE PARTY OF THE	In the factor of
「「「「「「「」」」」」」」」」」」」」」」」」」」」」」」	the build of all to at 10 bit bit at at at a	
	ter et	
and the second	an Britte Brittige fie ten fe an at at an an a	A PAPER PARTY PAPER PARTY PART
and the short of the state of t	an a	A REAL PROPERTY AND A REAL
A 10 10 10 10 10 10 10 10 10 10 10 10 10	and the second of the second of the	
at of he he and I at he at he at and the	at an	
		A REAL PROPERTY AND A REAL
A CONTRACTOR OF		
the second se		A CONTRACT OF A
	a a c r a c c c c a a c c r a c	the state of the s
AND A STATE OF STATE		
	an at at at at at at at at an and had the	
A COLORIS STREET, A STREET, AND A	the set and a for an an an entertained and and	

										5.			x	x	z	3									۰.	Ŀ	e			ŧ				ŧ	τ.	•				D							
4.	ł	ł	a	5	1	2	Ċ,	1	ł		2		1	1	þ	I.	1	1	1	2	1		ł	Ē		2	1	-	ĉ	l	C		î	9	1	i.	0	1	â	a	ł	1	1	e	1	7	
a.		1	r	1	2	•	i,		1	1		1		1	b			1	í.	i.	i	•	7	ę.	1		1		1									-	1	6		ï		ĩ			1
18	Ģ	ŝ,	a,	1	1			1					-		÷		1								1						1					2			3					۰.			-
2	2	2		1											1																ł.								đ	1							-
1		h		t			ł	ł,							ł						1		i.	ł	1		1	1	1							E		2	ł	b	1	1		ï		1	-
15				7									7	1	ę.		1												١.		l		1							2		÷	-	1		2	1
r,	1	£.	5	1	0		5	2	4	i.	Ċ.	U			ŝ,		2		£.	5	5	E	2	1	ł	3	1	ł			Ċ.	2		2	2	i.	J.	i.	2	8	1	1		8		8	
1	j,			2				6					÷		ł		÷													1	2		ł,			0	0			0	9		2	2	9	÷	
	1				2	÷	2	2													2		2			i.	i.	1		1	i.	1				1		2		1		s		2		0	1
6	3													2	ŝ														ł	1	ł.	1				ŝ	ê			e			9	6	÷	0	1
8	ŝ			ŝ	6			2					ð				1														3		١.							6					0		2
۲.	1	5			2									l	ł								2			2				l	1	c	8		2		.1		2	R	2	2	2	2		5	
÷				÷				j,					2		2		٠												1	l	ł.		÷			e	0			9							-
1	1														i.													1		1			ē			į.		ŝ	1	à	i,			2			
	-			-	1			1	2	2			2	3	t		1												1	2	e		2			e	1			1	1		-				
		÷	ł	÷			i.	÷	•		ŝ	G			b		ŝ	ē.	ł.	÷.	÷	ŝ		÷		4			1	1	6	5	i,	1	1			x	÷		÷	÷		÷			
۲.	2			1				5							ŝ														4	ŝ	i.		r,			8			٨	å							. 5
															1															ł	t						1			2							-
н,	£.			ł,	5		a	ł.							e						ł,	ŝ	ŝ	a			ł	1			ł				2	ç	2	A	5	2	2	a	2	ŝ		2	-
1				1				2					1		ç.		1												•	1	ł		2	ĩ		2	đ			Ľ				2			
	ł.	٤	÷	÷	÷.		ñ	ł.	•	ł	Ċ.	Ċ.			t,	6	0		1	s		ł	а	a	•	ł	3	a	1		ł,	2	ł.	ł	È		i.	8		8		5	ŝ	1	1	í.	
5		ī,		6				6					÷		ŝ		•												1	l	ŧ.	5	ŝ,				2		5	ş	ŝ	3		p		5	2
2	ć.	2		1		2		ŝ			i.			3	2																	Ľ,				1		a	2	2	2	ł		2	2		
1	Ē.	E			ē,										ł														9				ł	2	2	c	Ľ	í	2	8	â	8	2	ł,	9		
8	ł.	ŝ		2				i.					۰.	3	5		1																i.	i,			i.			k				2			-
2	1	5	t			5		ċ.	2					ł	s			5									2	2	1	l	i.	2	ł,	2	Į.	2		3	1	ł	3	p	č	ł	5	2	
2	A	ŝ	4	h	÷								•				8				2						ŝ		F	1	t	1	i,			6	0					à	à	F			-
	1	1	1	ŝ	à	c	ż		i.											į.	ł					ł	í	l		l	ł.					1	4	ŝ,		Q	1	ł	ł	Ľ.			-
1	ł	ł		ł	t	2	į.	9	l,	u	ų	5	L	U		ł	à	ź	5	ä	ł.	5	ŝ	ł		L	l	l	U	ł		ł.	ć,	1		2	1	÷		1		ł	2	\$		1	
									0					×		ж														÷				æ		80		-		-	-	-		-			

CIPHERA

ML-KEM (XIP6110B)

The xQlave® ML-KEM (Kyber) Key Encapsulation Mechanism IP core provides quantum-resistant key exchange, offering a secure solution against the growing threat posed by quantum computing.

Resources usage: <10K LUTs Resources utilization: >91% Frequency*: 112 MHz

12





Software Acceleration with Custom ISA Extensions

HW/SW Co-Design tightly couples adaptable & reprogrammable hardware to the processor and provides the following benefits







Lowers Latency



Reduces Power





Two Implementation Strategies

- Tightly coupled to CPU for custom instruction extensions
 Balance of performance and IP area impact
- 2. NoC connected accelerator
 - Highest performance & flexibility

Many Processors support Custom Instruction Extensions



Where Do I Execute My Algorithm?



Processors or microchips offer ease-of-use, but in industries like Space, Communications, FinTech and others, the need for high performance, flexibility, and reliability makes FPGAs the great choice

Common User Interfaces

Non-time-sensitive task

Complex state machines with many branches





- 1 High-Speed, Low Latency HW Built to match exact needs of the application
- 2 Parallel Processing Simultaneous processing of multiple tasks & instructions
- **3 Deterministic Processing** No cache latency & tightly coupled memory, pipelining
- **4 Energy Efficiency** Optimized execution in HW reduces power consumption
- 5 Enhanced Security Safer key storage & threat mitigation, obfuscation

Normal processor

FPGA





Proven HW/SW CoDesign Tools with Menta eFPGA IP

1,632 Servers with FPGAs Running Bing Page Ranking Service (~30,000 lines of C++)







Menta: the Clear Choice for Embedded FPGA

Performance, Control, Speed, and Support – in one IP.









www.menta-efpga.com | info@menta-efpga.com