

RISC-V AI Accelerator Design Platform on C2RTL System Design Verification Framework Tsuyoshi Isshiki

Dept. of Information and Communications Engineering Institute of Science Tokyo

June 17th, 2025

RISC-V Based AI SoCs

- 25 billion RISC-V Based AI SoCs by 2027 (Semico Research)
 - RISC-V Based AI SoC revenue : \$291B (2027)
 - RISC-V CPU Semiconductor IP (SIP) 34.9% CAGR through 2027
 - RISC-V SW ecosystem expands adoption in consumuer/enterprise SoC markets
 - RISC-V ratifications of 15 new specifications : vector, scalar cryptography, hypervisor
- Design opportunities and challanges of RISC-V architecture
 - RISC-V ISA specifications help build SW ecosystems for RISC-V based SoCs
 - Large opportunities for drastic improvements in compute/power efficiencies with <u>custom instruction extensions</u> and <u>HW accelerations</u>

→ Need <u>System-Level SW/HW Design Environment</u> for efficiently building <u>customized RISC-V cores</u>, <u>HW accelerators</u> and <u>SoC architectures</u>





RISC-V Processor Pipeline Behavior Description

<pre>int CPU :: step (AXI4L::CH * { fetch(); decode();</pre>	(xi) RTL top function Defines the single cycle behavior of the total system
execute(axi); writeback(); return (cpu.halted == 1);	C++ constraint : register/memory variables updated at most once inside the RTL top function → C++ code directly converts to RTL
FE-stage: DC $\downarrow pr.active$ $\downarrow pc$ $\downarrow pc$	<pre>stage: EX-stage: WB-stage:</pre>

RISC-V Instruction Decode Stage C++ Description

<pre>enum RVFields { RVF_funct7, RVF_funct3, RVF_funct2, RVF_funct2, RVF_rs3, RVF_rs3, RVF_rs1, RVF_rs1, RVF_opc, RVF_imm12H, RVF_imm20H, RVF_count, }; #define GET_BITS(d, m, b) (((d) >> ((m) - (b) + 1)) & ((1 << (b)) - 1)) #define DEC_FLD(fid) #define DEC_FLD(fid) /// R : funct7[31:25], rs2[24:20], rs1[19:15], funct3[14:12], rd[11:7], opc[6:0] </pre>	RISC-V ISA format • Instruction field • Opcode void CPU :: decode() { DEC_FLD(opc); switch (insn.opc) { case RVI_auipc: dec_U(); case RVI_ali: dec_U(); br_type = 1; case RVI_jal: dec_U(); br_type = 2; case RVI_br: dec_SB(); br_type = 3; case RVI_br: dec_SB(); case RVI_st: dec_S(); case RVI_compi: dec_I();
<pre>{ DEC_FLD(funct7); DEC_FLD(rs2); DEC_FLD(rs1); DEC_FLD(funct3); DEC_FLD(rd); } /// S : imm11_5[31:25], rs2[24:20], rs1[19:15], funct3[14:12], imm4_0[11:7], opc[4 void CPU :: dec_S () { DEC_FLD(funct7); DEC_FLD(rs2); DEC_FLD(rs1); DEC_FLD(funct3); DEC_FLD(imm5 SINT32 i11 = ir & 0x80000000; /// sign bit UINT32 i10_5 = (insn.funct7) & 0x3f; /// 6 bits : funct7> same as imm11_5[31:2 insn.imm = (i11 >> 20) (i10_5 << 5) insn.imm5L; }</pre>	 RISC-V instruction decoder function for each opcode → adding new instruction is simple

RISC-V EX-stage/WB stage C++ Description



RISC-V Scalar Core Models From C++ Descriptions



5-stage (Linux-OS enabled, MMU + Caches) : 740MHz @ 28nm

- MMU = TLB + page-walk logic (VIPT)
- I-Cache/I-TLB → AXI-Master port
- D-Cache/D-TLB/IO → AXI-Master port
- ISA : RV32/64-IMAFD (M/F/D : optional)
- Priviledge modes : U/M/HS/VU/VS



VIPT : Virtually-indexed physically tagged



3-stage cache-less : 650MHz @ 28nm (est.)

For embedded apps: no cache, no MMU

- ISA : RV32-IMAFD (M/F/D : optional)
- Priviledge modes : U/M
- Higher IPC : no branch stalls

All RISC-V scalar cores designed in C++ and translated to RTL by C2RTL

SoC-RTL Model + SoC Simulation Model



Our RISC-V Embedded AI Accelerator Designs



[1] H. Wang, D. Li, T. Isshiki, "A Low-Power Reconfigurable DNN Accelerator for Instruction-Extended RISC-V", IPSJ Trans. SLDM (2024)
 [2] H. Wang, D. Li, T. Isshiki, "Energy-Efficient Implementation of YOLOv8, Instance Segmentation, and Pose Detection on RISC-V SoC", IEEE Access (2024)

Low Power IoT RISC-V SoC (SEIKO EPSON CORP)



RISC-V AI Accelerator Design Platform (in progress)

Target AI / analytics algorithms

- AI : Transformers (LLM, SLM), CNN, etc.
- Analytics : FFT, wavelet, PCA, etc.
- ➢ Accelerator design on C++/C2RTL → autogenerate RTL model & simulation models
 - MAC-arrays
 - Non-linear function units (SoftMax, activation)
 - High bandwidth dedicated cache system
 - High bandwidth wide AXI-bus
 - SW-controlled AI accelerator (custom inst.)
- Enable <u>AI algorithm designers</u> to generate optimized hardware on PPA* design space





CNN/Transformer mode

LLM (Llama3) Training on 16K H100 GPUs

Nvidia H100 spe	ec [1]
clock freq	1.8GHz
# tensor cores	528
tensor FP16/BF16 FLOPS	989 TFLOPS
tensor FP8 FLOPS	1979 TFLOPS
memory bandwidth	3.35 TB/s
memory size	80GB
L2 cache size	50MB
TDP	700W
TSMC process	N4

										38%	~ 43%	
GPUs	TΡ	СР	PP	DP	Seq. L	.en.	Batch size/DP	Tokens/	/Batch	TFLOPs/GPU	J BF16 N	٩FU
8,192	8	1	16	64	8,19	2	32	16]	M	430	43%	6
$16,\!384$	8	1	16	128	8,19	2	16	16	M	400	41%	6
16,384	8	16	16	8	131,0	72	16	16	М	380	38%	6
							no2 1 Training Cost	[2]	OD	700	4050	* 1
Power (W	/GPU			700W		Liar		[၁]	OD	708	4050	-
· · · · · · · · · · · · · · · · · · ·	,	/				Trai	ining Time (GPU hoi	irsi	1.46M	7.0M	30.84M	

Power (W/GPU)	700W
Power (W@16K GPUs)	11.4 MW

1	Llama3.1 Training Cost [3]	8B	70B	405B
	Training Time (GPU hours)	1.46M	7.0M	30.84M
	Training Energy consumption	1.0GWh	4.9GWh	21.6GWh
	Training Duration @ 16K GPUs	3.7 days	17.8 days	78.4 days

tensor BF16 FLOPS usage :

		8B	70B	405B
dim	D	4096	819 2	16384
n_layers		32	80	126
n_heads	HQ	32	64	128
n_kv_heads	H _{KV}	8	8	8
head_dim	D _H	128	128	128
max_token_length 3:8K, 3.1:128K	N	8192 128000	8192 128000	128000
mlp_intermediate_ dim	М	14336	28672	53248

Category	Benchmark	Llama 3 8B	Gemma 2 9B	Mistral 7B	Llama 3 70B	Mixtral 8x22B	GPT 3.5 Turbo	Llama 3 405B	Nemotron 4 340B	GPT-4 (023)	GPT-40	Claude 3.5 Sonnet
	MMLU (5-shot)	69.4	72.3	61.1	83.6	76.9	70.7	87.3	82.6	85.1	89.1	89.9
General	MMLU (0-shot, CoT)	73.0	72.3^{\triangle}	60.5	86.0	79.9	69.8	88.6	78.7₫	85.4	88.7	88.3
General	MMLU-Pro (5-shot, CoT)	48.3		36.9	66.4	56.3	49.2	73.3	62.7	64.8	74.0	77.0
	IFEval	80.4	73.6	57.6	87.5	72.7	69.9	88.6	85.1	84.3	85.6	88.0
0	HumanEval (0-shot)	72.6	54.3	40.2	80.5	75.6	68.0	89.0	73.2	86.6	90.2	92.0
Code	MBPP EvalPlus (0-shot)	72.8	71.7	49.5	86.0	78.6	82.0	88.6	72.8	83.6	87.8	90.5
March.	GSM8K (8-shot, CoT)	84.5	76.7	53.2	95.1	88.2	81.6	96.8	92.3 ^{\lambda}	94.2	96.1	96.4^{\diamond}
Math	MATH (0-shot, CoT)	51.9	44.3	13.0	68.0	54.1	43.1	73.8	41.1	64.5	76.6	71.1
Bernardan	ARC Challenge (0-shot)	83.4	87.6	74.2	94.8	88.7	83.7	96.9	94.6	96.4	96.7	96.7
Reasoning	GPQA (0-shot, CoT)	32.8		28.8	46.7	33.3	30.8	51.1	_	41.4	53.6	59.4
T	BFCL	76.1	-	60.4	84.8		85.9	88.5	86.5	88.3	80.5	90.2
looluse	Nexus	38.5	30.0	24.7	56.7	48.5	37.2	58.7	-	50.3	56.1	45.7
	ZeroSCROLLS/QuALITY	81.0	-	-	90.5	-	-	95.2	-	95.2	90.5	90.5
Long context	InfiniteBench/En.MC	65.1		-	78.2			83.4	-	72.1	82.5	_
1005	NIH/Multi-needle	98.8			97.5			98.1		100.0	100.0	90.8
Multilingual	MGSM (0-shot, CoT)	68.9	53.2	29.9	86.9	71.1	51.4	91.6	100	85.9	90.5	91.6

[1] https://resources.nvidia.com/en-us-hopper-architecture/nvidia-h100-tensor-c?ncid=no-ncid [2] https://ai.meta.com/research/publications/the-llama-3-herd-of-models/

[3] https://github.com/meta-llama/llama-models/blob/main/models/llama3_1/MODEL_CARD.md

GPU HW Resources Used in LLM Training/Inference

Nvidia H100) (2022) spec <mark>[1]</mark>
clock freq	1.8GHz
# tensor cores	528 (512 FP16 MACs per core)
tensor FP16/BF16 FLOPS	989 TFLOPS
tensor FP8 FLOPS	1979 TFLOPS
memory bandwidth	3.35 TB/s
memory size (HBM3)	80GB
# SM (Steaming Multiprocessor)	132 (4 tensor cores/SM)
Register file size	33.8MB (256KB x 132)
Shared Memory size	29.6MB (224KB x 132) (L1 cache : 256KB)
L2 cache size	50MB
Inter-GPU bandwidth	25 GB/s x 18 channels x 2 directions (900 GB/s)
TDP	700W
TSMC process	N4
Transistors	80 Billion
Die size	814 mm ² (28.5mm sq.)



[1] <u>https://resources.nvidia.com/en-us-hopper-architecture/nvidia-h100-tensor-c?ncid=no-ncid</u>

GPU HW Resource Under-utilized in LLM Inference ?

Llama3.1 405B inference	ce system [2]
# H100 GPUs	8 x H100 GPUs
total tensor FP8 FLOPS	15,832 TFLOPS
total memory bandwidth	26.8 TB/s
total power	5600W
precision	FP8
tensor parallelism (TP)	8
# input tokens	4096
# output tokens	256

	-			
		8B	70B	405B
dim	D	4096	819 2	16384
n_layers		32	80	126
n_heads	Hq	32	64	128
n_kv_heads	H _{KV}	8	8	8
head_dim	D _H	128	128	128
max_token_length 3:8K, 3.1:128K	N	8192 128000	8192 128000	128000
mlp_intermediate_ dim	М	14336	28672	53248



prefill latency = 0.93s (4096 input tokens on 8 H100s)

prefill FLOPS = 3638 TFLOPS

prefill FLOPS usage = 22.9%

prefill memory bandwidth usage = 7.5%



decode thoughput : 13.5 Tokens/s/user (64 batches)

decode FLOPS = 56.9 TFLOPS

decode FLOPS usage = 4.85%

decode memory bandwidth usage = 31.6%

[2] <u>https://ai.meta.com/research/publications/the-llama-3-herd-of-models/</u>

LLM (Llama-3) Inference Accelerator PPA Analysis

KV activation (Prefill)

```
for (i = 0; i < N; i + +) {
 for (h = 0; h < H_{KV}; h + +) {
    for (k = 0; k < D_H; k + +) {
       K_{i,k,h} = \sum_{d=0}^{D-1} X_{i,d} \cdot [W_K]_{h,k,d}
       V_{i,k,h} = \sum_{d=0}^{D-1} X_{i,d} \cdot [W_V]_{h,k,d}
```

Attention score (Prefill)

```
for (i = 0; i < N; i + +) {
  for (h = 0; h < H_O; h + +) {
    for (k = 0; k < D_H; k + +)
       Q_{i,k,h} = \sum_{d=0}^{D-1} X_{i,d} \cdot [W_O]_{h,k,d}
    for (j = 0; j < N; j + +) {
       S_{i,j,h} = rac{1}{\sqrt{D_{H}}} \sum_{k=0}^{D_{H}-1} Q_{i,k,h} \cdot K_{j,k,h/R}
       lpha_{i,j,h} = rac{\exp(S_{i,j,h})}{\sum_{l=0}^{N-1}\exp(S_{i,l,h})}
    for (k=0; k < D_H; k++)
       O_{i,k,h} = \sum_{i=0}^{N-1} lpha_{i,j,h} \cdot V_{j,k,h/R}
  for (d = 0; d < D; d + +) {
     Y'_{id} = \sum_{h=0}^{H_Q-1} \sum_{k=0}^{D_H-1} O_{i,k,h} \cdot [W_O]_{h,k,d}
     Y_{i,d} = LayerNorm(Y'_{i,d} + X_{i,d})
```

D : model dimension M : FFN dimension D _H : head dimension H _Q : # of attention H _{KV} : # of KV-head	sion on ion (fixed to n heads (D = ds (R = H _Q /	128 : D _H H _{KV})) * H _Q))
		8B	70B	40
$[W_K]_{h,k,d}, [W_V]_{h,k,d}$	$H_{KV} \times D_H \times D$	4M	8 M	16
$[W_Q]_{h,k,d}, [W_O]_{h,k,d}$	$H_Q imes D_H imes D$	16M	32M	64
$[W_1]_{m,d}, [W_2]_{m,d}, [W_3]_{m,d}$	$M \times D$	59M	235M	87

 $- \sum_{d=0} I_{i,d} \cdot [VV_3]_{d,m}$ $Z3_{i,m} = Z1_{i,m} \cdot Z2_{i,m}$

for (d = 0; d < D; d + +) { $Z_{i,d}' = \sum_{m=0}^{M-1} Z3_{i,m} \cdot [W_2]_{d,m}$ $Z_{i,d} = LayerNorm(Z'_{i,d} + Y_{i,d})$

- Llama-3 model : auto-regressive transformer
 - On-chip memory size controlled by weight-matrix/vector multiply loop unrolling
- **PPA Analysis assumptions**
 - KV-cache stored in on-chip SRAM
 - Layer activations (X_{[N][D]}, Y'_{[N][D]}, Y_{[N][D]}, Z'_{[N][D]}, Z_{[N][D]}) stored in off-chip DDR during prefill-stage
 - Layer activations (X_{0,[D]}, Y'_{0,[D]}, Y'_{0,[D]}, Z'_{0,[D]}, Z'_{0,[D]}) stored in on-chip SRAM during decode-stage
 - HW Accelerator parameters for load analysis:
 - Weight partitioning strategy
 - **Clock frequency**
 - # MAC units
 - Memory transfer bandwidth (# words/clk)
 - Tensor parallelism (multi-core) ٠
 - Inter-core transfer bandwidth (# words/clk) (used in reduce/scatter when tensor parallelism enabled)
- HW cycle estimation assumption
 - Tensor cycles = (# MAC ops) / (# MAC units)
 - High-order function (SoftMax, SILU) excluded from estimation
 - Total cycles = (Tensor cycles) + (Memory Transfer cycles) + (Inter-core transfer cycles) \rightarrow no overlapping of tensor operation cycles and data transfer cycles assumed

Prefill-stage calculation

LLM (Llama3-8B/FP8) Inference Accelerator PPA Analysis



# cores (0.9GHz)	# MAC units per core	# DDR4 channels per core (1.8GHz)	prefill latency (sec)	decode throughput (1 user) (token/s/user)	decode throughput (32 users) (token/s/user)	area (mm²) (28nm)	Total power (W)	Total SRAM size (MB)
1	8192	2	0.722	8.128	5.529	16.076	1.266	5.636
1	16384	4	0.361	16.256	11.059	23.194	2.085	5.636
1	32768	8	0.181	32.511	22.117	37.43	3.723	5.636
8	8192	2	0.109	64.869	44.163		10.128	45.088
8	16384	4	0.064	129.433	88.185		16.68	45.088
8	32768	8	0.041	257.651	175.806		29.784	45.088

n150, n300 : Tenstorrent Wirmhole (12nm process)							
H100 : Nvidia (N4 process)							

device	Total # MAC units	decode throughput (1 user) (token/s/user)	decode throughput (32 users) (token/s/user)	Total power (W)	Total SRAM size (MB)
n150	131000	NA	23.8	160	108
H100	540672	59.16	NA	700	50
n300 x 4	1864000	NA	64.3	1200	768

Current LLM Trends : Large Context Size



https://huggingface.co/docs/transformers/index



Summary

- **RISC-V** system design platform (enabled by C2RTL Framework):
 - RISC-V core: 32/64-bit IMAFD ISA-subset configurable from a single source
 - HW design : RISC-V core + instruction extension + HW accelerator
 - SW design : (LLVM-based) compiler (ext. support), applications, middleware, OS
 - HW/SW co-verification : debugger probes (reg-file, memory) extending to RTL signals (pipeline registers, feedback wires)
- **RISC-V Embedded AI Accelerator Design Platform:**
 - Target Al/analytics algorithms
 - AI : Transformers (LLM, SLM), CNN, etc.
 - Analytics : FFT, wavelet, PCA, etc.
 - ➤ Accelerator design on C++/C2RTL → auto-generate RTL model & simulation models
 - MAC-arrays, non-linear function units (SoftMax, activation)
 - High bandwidth dedicated cache system, wide AXI-bus
 - SW-controlled AI accelerator (instr. extension)
 - > Enable <u>AI algorithm designers</u> to generate optimized hardware on PPA* design space
 - Large opportunities for optimization in LLM inference implementation!