


OpenFPGA: Bringing Open-source Hardware to FPGAs

Pierre-Emmanuel Gaillardon

Department of Electrical and Computer Engineering
University of Utah




Hawai'i Scientific Data Workshop
06/18/2025



Why OpenFPGA?

- FPGAs are an attractive solution for *flexibly* deploying domain acceleration to modern workloads on both data centers and edge targets
- Domain-specific applications demand a specific type of computing resources of FPGA
 - AI applications are typically DSP-hungry
 - Commercial FPGAs could be sub-optimal since they are tailored for generic applications

Designing FPGA fabrics is traditionally a cumbersome process





The OpenFPGA Framework – In a nutshell


Unified code base for fabric generation, design verification and end-user bitstream generation

(1) Inputs

- FPGA Modelled in XML language
- Standard Cell mapping XML
- Physical constraint information

(4) XML-to-GDS

- Synthesizable and modular Verilog netlist generation
- Modular design constraint conversion
- Tiling and Hierarchical transformation to ease physical design



(3) Verilog-to-Bitstream


- Tight integration existing opensource tools
- Synthesis using Yosys or ODIN-II
- Pack-Place-Route using Verilog-to-routing project
- Compatible Bitstream generation based of selected configuration protocol

(2) XML-to-Verification


- Random and Formal testbench generation
- Customizable configuration and operating phase verification

(1) Architecture modelling with OpenFPGA

Designers can customize any circuit element at any location of FPGA fabric




(2) Customizable Design Verification




Random vector testbench generation

- XOR outputs generated from user design and FPGA Fabric
- Optionally executes the configuration phase
- Flags all unmatched output



Pre-Configured fabric verification

- Generates pre-configured FPGA fabric
- Generate 1:1 wrapper to represent user design IOs
- Can be used with user design testbench



Formal Verification

- Generates pre-configured FPGA fabric with design wrapper
- Can be used with formal verification tools (such as formality) to perform faster formal verification


(3) Bitstream Generation Features

- Generates the bitstream **compatible with the selected configuration protocol**
- Generates the **unencrypted bitstream** files in various formats, like .bit/.txt/.xml for different use case (**like bitstream manipulation**)


Human readable
bitstream format

```
<bitstream_block name="fpga_top" hierarchy_level="0">
  <!-- Bitstream block of a 4-input Look-Up Table in a Configur
  <bitstream_block name="grid_clb_1_1" hierarchy_level="1">
    <bitstream_block name="logical_tile_clb_mode_clb_0" hierar
    <bitstream_block name="logical_tile_clb_mode_default__fle
    <bitstream_block name="logical_tile_clb_mode_default__f
    <bitstream_block name="lut4_config_latch_mem" hiera
    <hierarchy>
      <instance level="0" name="fpga_top"/>
      <instance level="1" name="grid_clb_1_1"/>
      <instance level="2" name="logical_tile_clb_mode
      <instance level="3" name="logical_tile_clb_mode
      <instance level="4" name="logical_tile_clb_mode
      <instance level="5" name="logical_tile_clb_mode
      <instance level="6" name="lut4_config_latch_mem
    </hierarchy>
    <bitstream>
      <bit memory_port="mem_out[0]" value="0"/>
      <bit memory_port="mem_out[1]" value="0"/>
      <bit memory_port="mem_out[2]" value="0"/>
      <bit memory_port="mem_out[3]" value="0"/>
      <bit memory_port="mem_out[4]" value="0"/>
      <bit memory_port="mem_out[5]" value="0"/>
      <bit memory_port="mem_out[6]" value="0"/>
      <bit memory_port="mem_out[7]" value="0"/>
      <bit memory_port="mem_out[8]" value="0"/>
      <bit memory_port="mem_out[9]" value="0"/>
      <bit memory_port="mem_out[10]" value="0"/>
      <bit memory_port="mem_out[11]" value="0"/>
      <bit memory_port="mem_out[12]" value="0"/>
      <bit memory_port="mem_out[13]" value="0"/>
      <bit memory_port="mem_out[14]" value="0"/>
      <bit memory_port="mem_out[15]" value="0"/>
      <bit memory_port="mem_out[16]" value="0"/>
      <bit memory_port="mem_out[17]" value="0"/>
      <bit memory_port="mem_out[18]" value="0"/>
      <bit memory_port="mem_out[19]" value="0"/>
      <bit memory_port="mem_out[20]" value="0"/>
      <bit memory_port="mem_out[21]" value="0"/>
      <bit memory_port="mem_out[22]" value="0"/>
      <bit memory_port="mem_out[23]" value="0"/>
      <bit memory_port="mem_out[24]" value="0"/>
      <bit memory_port="mem_out[25]" value="0"/>
      <bit memory_port="mem_out[26]" value="0"/>
      <bit memory_port="mem_out[27]" value="0"/>
      <bit memory_port="mem_out[28]" value="0"/>
      <bit memory_port="mem_out[29]" value="0"/>
      <bit memory_port="mem_out[30]" value="0"/>
      <bit memory_port="mem_out[31]" value="0"/>
      <bit memory_port="mem_out[32]" value="0"/>
      <bit memory_port="mem_out[33]" value="0"/>
      <bit memory_port="mem_out[34]" value="0"/>
      <bit memory_port="mem_out[35]" value="0"/>
      <bit memory_port="mem_out[36]" value="0"/>
      <bit memory_port="mem_out[37]" value="0"/>
      <bit memory_port="mem_out[38]" value="0"/>
      <bit memory_port="mem_out[39]" value="0"/>
      <bit memory_port="mem_out[40]" value="0"/>
      <bit memory_port="mem_out[41]" value="0"/>
      <bit memory_port="mem_out[42]" value="0"/>
      <bit memory_port="mem_out[43]" value="0"/>
      <bit memory_port="mem_out[44]" value="0"/>
      <bit memory_port="mem_out[45]" value="0"/>
      <bit memory_port="mem_out[46]" value="0"/>
      <bit memory_port="mem_out[47]" value="0"/>
      <bit memory_port="mem_out[48]" value="0"/>
      <bit memory_port="mem_out[49]" value="0"/>
      <bit memory_port="mem_out[50]" value="0"/>
      <bit memory_port="mem_out[51]" value="0"/>
      <bit memory_port="mem_out[52]" value="0"/>
      <bit memory_port="mem_out[53]" value="0"/>
      <bit memory_port="mem_out[54]" value="0"/>
      <bit memory_port="mem_out[55]" value="0"/>
      <bit memory_port="mem_out[56]" value="0"/>
      <bit memory_port="mem_out[57]" value="0"/>
      <bit memory_port="mem_out[58]" value="0"/>
      <bit memory_port="mem_out[59]" value="0"/>
      <bit memory_port="mem_out[60]" value="0"/>
      <bit memory_port="mem_out[61]" value="0"/>
      <bit memory_port="mem_out[62]" value="0"/>
      <bit memory_port="mem_out[63]" value="0"/>
      <bit memory_port="mem_out[64]" value="0"/>
      <bit memory_port="mem_out[65]" value="0"/>
      <bit memory_port="mem_out[66]" value="0"/>
      <bit memory_port="mem_out[67]" value="0"/>
      <bit memory_port="mem_out[68]" value="0"/>
      <bit memory_port="mem_out[69]" value="0"/>
      <bit memory_port="mem_out[70]" value="0"/>
      <bit memory_port="mem_out[71]" value="0"/>
      <bit memory_port="mem_out[72]" value="0"/>
      <bit memory_port="mem_out[73]" value="0"/>
      <bit memory_port="mem_out[74]" value="0"/>
      <bit memory_port="mem_out[75]" value="0"/>
      <bit memory_port="mem_out[76]" value="0"/>
      <bit memory_port="mem_out[77]" value="0"/>
      <bit memory_port="mem_out[78]" value="0"/>
      <bit memory_port="mem_out[79]" value="0"/>
      <bit memory_port="mem_out[80]" value="0"/>
      <bit memory_port="mem_out[81]" value="0"/>
      <bit memory_port="mem_out[82]" value="0"/>
      <bit memory_port="mem_out[83]" value="0"/>
      <bit memory_port="mem_out[84]" value="0"/>
      <bit memory_port="mem_out[85]" value="0"/>
      <bit memory_port="mem_out[86]" value="0"/>
      <bit memory_port="mem_out[87]" value="0"/>
      <bit memory_port="mem_out[88]" value="0"/>
      <bit memory_port="mem_out[89]" value="0"/>
      <bit memory_port="mem_out[90]" value="0"/>
      <bit memory_port="mem_out[91]" value="0"/>
      <bit memory_port="mem_out[92]" value="0"/>
      <bit memory_port="mem_out[93]" value="0"/>
      <bit memory_port="mem_out[94]" value="0"/>
      <bit memory_port="mem_out[95]" value="0"/>
      <bit memory_port="mem_out[96]" value="0"/>
      <bit memory_port="mem_out[97]" value="0"/>
      <bit memory_port="mem_out[98]" value="0"/>
      <bit memory_port="mem_out[99]" value="0"/>
    </bitstream>
  </bitstream_block>
</bitstream_block>
```

Fabric Key
(Encrypt the bitstream sequence)



Platform management
Units






(4) OpenFPGA-Physical: XML-to-GDS flow

- Physical design **most critical part** of entire FPGA fabric design flow
- Standard hierarchical ASIC toolchain** flow can not exploit the regularity and results in long implementation runtime


How does OpenFPGA address physical design challenges?

- Relies on **semi-custom design** flows
- Tileable architecture** to limit the variation across the fabric
- Priorities **regularity** for lower runtime and faster signoff
- Scaling homogeneous designs** to heterogeneous architectures
- Post module P&R optimization**
- Feed throughs and buffer insertion** to perform global optimization




Top-level LEGO assembly of FPGA fabric

1. Similar type of blocks used in each scaled version of the fabric
2. The idea can scale a **homogeneous design to heterogenous fabric**




Focus on the Hyper-Regularity

- An **auto shaping** is performed based on few key parameters like **utilization of each unique module**
- A regular power grid **scales gracefully** with the size of the FPGA



Auto Shaping Parameters




Regular Power Distribution



Global Hierarchical FPGA Clock Tree Synthesis

- **Multi-level clock connectivity** to allow flexible buffering
- The pre-routed buffers are scaled after the top-level place and route to **optimize latency and skew** of the entire design


Level 2



Level 1




Buffer tree placement



Van Ginneken
Buffer sizing with
Pareto Pruning
Strategy


Scalable design flow runtime

- Over **8.4x runtime improvement for small fabrics** (8x8 with 640 LUTs)
- 100K+ LUTs design achievable in <24hours**



Design	Opt. Hier. (ρ s)	
	Latency	Skew
2x2	134	10.11
4x4	304	12.45
8x8	437	15.4
16x16	2658	19.87
32x32	4566	32.2
64x64	8954	50.5
128x128	21012	70.56




Scaled FPGA Design and Clock Timing



128x128 FPGA 164K LUTs



12nm GlobalFoundries
Effort 2.5 person.month



Integration to Caravel SoC
130nm Skywater
Effort 1 person.month





Beyond the Academic Tool

The backbone of
QuickLogic's
Australis® eFPGA IP
generator




The backbone of
efabless's CLEAR
open-source eFPGA
SoC platform

Efabless' CLEAR, a
Fully-Open RISC-V ASIC
Built on chipIgnite,
Nears its Goal with Days
to Go



The enabler for the
FPGA chips in
Google-Skywater
MPW shuttle



OpenFPGA Github: <https://github.com/Inis-uofu/OpenFPGA>
OpenFPGA Documentation: <https://openfpga.readthedocs.io/en/master/>



Summary




OpenFPGA is a ***leading open-source FPGA IP generator***

- Support highly customizable FPGA architecture design
- Provide most complete open-source EDA support
- Enable 24-hour development cycle to prototype FPGAs
- Enabled 20+ FPGA tape-outs in the past 4 years




Detailed Documentation and Development setup


Detailed Documentation



Over 400 examples



Sophisticated Development environment With over 40 CI/CD tests



OpenFPGA Github: <https://github.com/Inis-uofu/OpenFPGA>

Thank you for your attention

Questions?



Laboratory for NanoIntegrated Systems

Department of Electrical and Computer Engineering

SMBB building – University of Utah – Salt Lake City – UT – USA