


# How Can SFQ Technology Contribute to Quantum Computing?

Koji Inoue  
Kyushu University



(Collaborated research w/ Nagoya Univ. and SNU)

# What is the Architectural Challenge in Post-Moore's Era?




# Single-Flux-Quantum (SFQ) Logic

# SFQ Device & Circuit



Pulses are generated only when JJs switch.






S. Nagasawa et al. *IEICE Trans. Electron.* **E97-C** (2014) 132–140.

- **Extremely low power**  
~1  $\mu\text{W}$  gates operating at 100 GHz
- **High-speed operation**  
>100 GHz demonstrations, etc.
- **Ultrafast interconnects**  
Signal transmission at the speed of light (SFQ has no mass)

# SFQ Logic Gate (AND)

- Use “Clock” as a timing reference for synchronization.
- Every logic gate is clocked gate and has the latch function.




# Fabrication Process

- 3–10 layer process is under development in Japan, US, and China.

## AIST Advanced Process, Japan


1- $\mu\text{m}$  sq. JJ, Nb 9-layer + Mo



S. Nagasawa et al. *IEICE E97-C* (2014) 132-140.



## 32-GHz, 6.5-mW SFQ MPU

25,403 JJs, 4.1 x 5.3 mm<sup>2</sup>




K. Ishida et al., *VLSI 2020*


# Our Approach & Outcome




**56GHz 1.6mW ALU**  
ISLPED'17 Design Contest  
Honorable Mention



**48GHz 5.6mW Multiplier**  
ISSCC'19  
SilkRoad Award




**32GHz 6.2mW Processor**  
VLSI Symposium'20  
Selected as a featured paper



**50GHz AI Accelerator**  
MICRO'20

# How can SFQ Technology Contribute to Superconducting Quantum Computers?








# A Case for NISQ Machine

Computer Architecture Letter'24

# System Level Architecture Optimization




- Superconducting quantum computer requires many inter-temperature cables
  - Hardware complexity, heat inflow, peripheral power, etc.
- For QAOA, **qubit measurement readout** communication is the dominant
- **Counter-based SFQ architecture** reduces meas. Bandwidth



# Towards Fault-Tolerant Quantum Computing



ISCA'22&ISCA'23

# How SFQ Technology Contribute to Superconducting Quantum Computers?




# XQsim: Research Overview

## Full QCP $\mu$ architecture




Detailed RTL  
impl. & validation

## QCP modeling tool



Cross-technology  
modeling & simulation

## 10+K qubit QCP arch.





Temp. & Tech. & Arch.  
optimizations<sub>13</sub>


# XQ-estimator: Validation

- **SFQ model accurately predicts the frequency and power**


- Compared with the post-layout analysis using AIST 1.0 $\mu$ m process library
- Validated with the circuits in various QCP units (e.g., EDU, PFU)



Layout of spike generator and direction logic inside EDU




Layout of PF updater inside PFU




# XQ-simulator: Overview

- **Run simulation to report scalability metrics and manageable qubit scale**
- **Integrate a quantum simulator for the functionally correct simulation**



# 10+K qubit QCP design: Summary



With thorough analyses using XQsim, we could provide directions for designing a 10+K qubit QCP using SFQ technology!



Message

# Need A-Z Co-Design for Emerging Device Computing!

Different Design & Execution Methodology,  
Different Boundary Conditions,  
Different Tradeoffs, and  
Different People! → **MPSoC!**

Interaction is required for  
next generation computing with emerging devices!