

The Hardware of Quantum Computing

Edoardo Charbon

Acknowledgements




Swiss National Science Foundation
European Commission, STW/NOW
Global Foundries, Canon, and many
others.



A Bit of Background

Why Quantum Computing?



Energy

Room-temperature
superconductivity



Health

Quantum chemistry



Internet Security

Source: L. Vandersypen, ISSCC 2017

Quantum Computing

- Spearheaded by many, *in primis* Richard Feynman
- Proposal to use of **entanglement** and **superposition** for computation
- Fundamentals and theory developed in the 1980-2000




There is plenty of space at the bottom

- Richard Feynman

Superposition


M. Tegmark & J.A. Wheeler, 2001

CLASSICAL UNCERTAINTY



QUANTUM UNCERTAINTY

COHERENT SUPERPOSITION



The Power of Superposition



1 qubit..... 2 states

2 qubits..... 4 states

N qubits..... 2^N states

40 qubits: 10^{12} parallel operations

300 qubits: more than the atoms in the universe

Entanglement

Definition: two particles are entangled if the quantum state of one particle cannot be described independently from the quantum state of the other particle.

Intuition: measuring the quantum state of one particle implies knowledge of the quantum state (e.g. momentum, spin, polarization, etc.) of the other entangled particle using the same projection.

The Qubit


$$|\psi\rangle = \alpha_0|0\rangle + \alpha_1|1\rangle$$

α_0, α_1 : complex numbers


θ : polar angle

φ : azimuth


δ : global phase (ignored in the Bloch sphere)




Solid-State Qubits: Spin and Superconductive




Semiconductor quantum dots (TU Delft / Vandersypen)




Si Hole-spin qubits (Uni Basel)




Si Hole-spin qubits (Uni Basel)




FD-SOI spin qubits (CEA-LETI)



Superconducting circuits (TU Delft / DiCarlo)






Superconducting qubit (EPFL)



Ge e-spin qubits (TU Delft / Velthorst, Scappucci)


Classical vs. Quantum Computing: 1 (Qu)bit

	Information	Processing	Extract Information
	Bit	Boolean Logic	Deterministic Bit
Classical	“0” or “1”	D 	“0” or “1”
Quantum	<p>Qubit (Quantum state)</p> $ \psi\rangle = \alpha_0 0\rangle + \alpha_1 1\rangle$  <p>$\psi\rangle$</p>	<p>Unitary Transform (Rotation)</p> $ \psi'\rangle = \underbrace{\begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}}_{\hat{U}} \underbrace{\begin{bmatrix} \alpha_0 \\ \alpha_1 \end{bmatrix}}_{ \psi\rangle}$  <p>$\psi\rangle$ $\psi'\rangle$</p>	<p>Probabilistic State Collapse</p>  <p>$\psi\rangle$ $\alpha_0 ^2 0\rangle$ or $\alpha_1 ^2 1\rangle$</p>

Courtesy: Joseph Bardin, ISSCC 2022


Multi-qubit Quantum Algorithm

- Initialize qubits
- Create superposition
- Encode function in unitary
- Process
- Measure



The Role of Cryogenic Electronics


Interfacing Qubits with the Classical World



- Carrier frequency: 2 – 20 GHz
- Pulses: 10 – 100 ns
- Readout techniques for spin qubits: **ESR, EDSR**

ESR: Electron spin resonance – EDSR: Electric dipole spin resonance



Qubit Transition from $|0\rangle$ to $|1\rangle$



Fidelity

© Jeroen van Dijk


Moving Qubit Interface to 4K



extracted from Edoardo Charbon et al., IEDM 2016

- Compact
- Low latency
- Scalable

Cryo-CMOS SOC for Interfacing Qubits





E. Charbon *et al.*, IEDM 2016

The Right Technology

Device	Lowest useable temperature	Limit
Si BJT	100 K	Low gain
Ge BJT	20 K	Carrier freeze-out
SiGe HBT	4 K (or lower)	
Si JFET	40 K	Carrier freeze-out
III-V MESFET	4K (or lower)	Lower freeze-out?
CMOS (>160nm)	4 K	Non-idealities
CMOS (<40nm)	40 mK	Power dissipation

Most used


Cooling Power Issue




Courtesy: Oxford instruments

Designing Cryogenic *Scalable* Systems

Qubit Control in a Nutshell



J. Bardin et al., BCICTS 2024




J. van Dijk et al., JSSC 2020

- The qubit control pulse (amplitude and phase) should be well defined.
- The Spurious-Free Dynamic range (**SFDR**) should be maximized.
- **Fidelity is key**

From Qubit Fidelity to Electrical Specs


- State-of-the-art spin qubits: fidelity < 99.9%
- Target: 99.99% (four 9's)
 - This translates to a SNR > 44 dB for a bandwidth of 25 MHz








Scalability Issue

- Noise budget.....< 0.1nV/ $\sqrt{\text{Hz}}$
- Power budget (for scalability)..... << 2mW/qubit
- Physical dimensions (for scalability)..... 30nm
- Bandwidth (for multiplexing)..... 1-12GHz
- Kick-back avoidance

Cryogenic Effects




- Mismatch increases
- Leakage drastically reduces
- Substrate become floating




Extensive Modeling Campaigns

- CMOS 0.16μm STMicroelectronics
- CMOS 40nm TSMC
- CMOS 28nm STMicroelectronics bulk/FDSOI
- CMOS 22nm FDSOI Global Foundries
- CMOS 16nm FinFET TSMC

RF Modeling of CMOS 22nm FDSOI




H.C. Han et al., ESSDERC 2022



Qubit Controller Design: The Brévine Chip

Qubit Controller Design



E. Charbon *et al.*, IEDM 2016

High-level Specifications

- Target fidelity: 99.9% for 1...10 MHz operation

	Value	Infidelity contribution to an operation	to idling
Frequency			
nominal	10 GHz	0.64×10^{-9} ^(a)	
spacing	1 GHz		1×10^{-6} ^(b)
inaccuracy	11 kHz	125×10^{-6}	308×10^{-6}
oscillator noise	11 kHz _{rms}	125×10^{-6}	308×10^{-6}
nuclear spin noise	1.9 kHz _{rms} ^(c)	3.6×10^{-6}	8.9×10^{-6}
wideband noise	12 μ V _{rms}	125×10^{-6}	
Phase			
inaccuracy	0.64°	125×10^{-6}	31×10^{-6} ^(d)
Amplitude			
nominal	2 mV		
inaccuracy	14 μ V	125×10^{-6}	
noise	14 μ V _{rms}	125×10^{-6}	
off-spur	19 μ V ^(e)		217×10^{-6}
off-noise	10 μ V _{rms}		125×10^{-6}
Duration			
nominal	500 ns		
inaccuracy	3.6 ns	125×10^{-6}	
noise	3.6 ns _{rms}	125×10^{-6}	

$$F_{X,Y} = 99.9\% \quad F_I = 99.9\%$$

Noise source	ENBW	Noise level
Frequency noise	2.5 MHz	$L(1 \text{ MHz}) = -106 \text{ dBc/Hz}$
Wideband additive noise	2.9 MHz	7.1 nV/ $\sqrt{\text{Hz}}$
Amplitude noise	1.0 MHz	14 nV/ $\sqrt{\text{Hz}}$, SNR = -40 dB
Amplitude off-noise	2.0 MHz	7.1 nV/ $\sqrt{\text{Hz}}$

(a) Due to the RWA.

(b) Due to leakage in FDMA-setup using rectangular envelopes.


(c) From [61], $T_2^* = 120 \mu\text{s}$.

(d) FDMA Z-corrections limit the idling operation.


(e) Equivalent to -41 dBc.

J. van Dijk, Thesis, 2021


The Design of Brévine




Brévine: IF Architecture



Y. Peng, J. Benserhir, et al.,
CICC 2024




Brévine: Complete Architecture




Brévine: What Was Done Differently

Highly Linear G_M Cell for 1st Stage Mixer

- Classical G_M Cell



- Enhanced IIP2 G_M Cell




Pete Sivonen et al., TCAS-I 2005

- Pseudo-differential.
- Without linearity improvement.
- With 2nd order intermodulation cancellation.
- Without IIP3 improvement.

Enhanced IIP2 & IIP3

Y. Peng et al., CICC 2024

High-linearity Caprio's-quad Output Driver



- High linearity is required

Emitter Resistor Degeneration:


$$\Delta I = \frac{v_{in} + \Delta v_{BE}}{R_{E0}}$$

Δv_{BE} : base-emitter voltage difference of Q9 and Q10

- $v_{BE9} \neq v_{BE10} \Rightarrow \Delta I$ vs v_{in} has imperfect linearity

- Technique widely used but moderate linearity.

High-linearity Caprio's-quad Output Driver




- Caprio's Quad architecture is used.
- Cross-coupled pair Q3- Q4 is added.

Emitter Resistor Degeneration:

$$\Delta I = \frac{v_{in} + (v_{BE,9} - v_{BE,11}) + (v_{BE,12} - v_{BE,10})}{R_{EO}}$$


- Caprio's Quad is very linear.
- Limited voltage input swing => **Low output is needed to drive the qubit**

BiCMOS VGA



- Tune the output power to drive the qubit.
- HBTs compared to MOSFETs have:
 - High transit frequency $f_T \uparrow$
 - High linearity \uparrow
 - Large transconductance $g_m \uparrow$
 - Large headroom => Static power consumption \uparrow
- **M5, M6, M7** are implemented as MOSFETs.
- **Q15, Q16, Q17, Q18** are implemented as HBTs

Ruthoff Balun and Elliptic LC Filter




Y. Peng et al., CICC 2024

- Ruthoff Balun implemented on chip with better amplitude and phase balance in the operating band
- Elliptic LC BPF filter achieved excellent out-of-band rejection

Frequency Synthesizer


- Analog charge-pump integer-N phase-locked loop
- Programmable divider to ensure locking range to the reference clock
- VCO: Hybrid Class B/C Mode-Switching VCO
- Carrier frequency: 6.6 GHz (for SC qubits) – 2-40 GHz (for spin qubits)
- PN < -115 dBc/Hz @ 1MHz



A. Ruffino et al., ISSCC 2021
Y. Peng et al., JSSC 2022

Design Challenges


- Flicker noise at cryogenic temperature increases 10x due to higher active trap density at $\text{SiO}_2\text{-Si}$ interface
- Flicker noise corner of CMOS-based VCO 1~5 MHz at 4.2K.



B. Patra et al., IEEE
JSSC'2018






Hybrid Class B/C Mode-switching VCO

- Class C VCO
 - Better current efficiency for HBT-based VCO
- Hybrid Class B/C operation
 - No extra start-up circuits: save power
- 2 independent VCOs coupled
 - Better phase noise




Fanori et al., ISSCC 2012

Hybrid Class B/C Mode-switching VCO



Dual-mode Tank Design



Switches Design




$$R_{\text{on,max}} \approx \frac{R_T}{2Q_T} \frac{\omega_0}{\Delta\omega_M}$$

SW1~SW4: 12 μm/R_{on}~150 Ω

Q-factors of LC-tank at CT




The Brévine Chip





Y. Peng et al., CICC 2024

Measurement Setup





- The Lakeshore probe station is modified to support the measurements
- Phosphor bronze wires are used for DC connections

VCO Characterization: Phase Noise





- At **239 K**: PN is **-110 dBc/Hz** @ 1 MHz offset from the **4.1 GHz** carrier
- At **3.6 K** : PN is **-127 dBc/Hz** @ 1 MHz offset from the **4.1 GHz** carrier

Controller Characterization: Output Power




- **Output power:** $-40 \text{ dBm} < P_{\text{out}} < -20 \text{ dBm}$
- **LO leakage.** : $-75 \text{ dBm} < P_{\text{leakage}} < -50 \text{ dBm}$
- **Tunable controller gain:** **0 to 30 dB**

Controller Characterization: Linearity





- Good linearity : $P_{1\text{dB}} = 4 \text{ dBm}$ at 3.6 K
- At 3.6 K : SFDR = 30.8 dBc, IMD3 > 30 dBc, IRR > 53 dBc, LORR > 60 dBc

Controller Characterization: Bandpass Filter




- At CTs, Q-factor of an inductor is enhanced.
- **On-chip BPF** replaces coaxial filter block.
 - > 30 dB out-of-band suppression
 - 3 dB in-band insertion loss

Controller Characterization: Time Domain



- Time Domain output waveforms at $T = 3.4 \text{ K}$
- Wide range of IF can be used



Controller Characterization: Power



- Power consumption limited by the **PLL**, **buffers** and **drivers**.
- The **PLL** can be **shared** among multiple qubit channels.



Qubit Device in Experiments

- Two-qubit processor – control done using Horse Ridge chip





X.Xue, B. Patra, arXiv, 2020




Rabi Experiment



B. Patra, J.v.Dijk *et al.*,
ISSCC 2020, JSSC 2020




Ramsey Experiment



B. Patra, J.vDijk et al., ISSCC 2020

Randomized Benchmarking




- Up to 60 Clifford gates: Each Clifford gate is averaged over 32 different randomized sequences
- Consistently repeatable: Fidelity limited by qubit sample




Fidelity = $99.71 \pm 0.03\%$

Fidelity = $99.69 \pm 0.02\%$


Simultaneous Rabi Oscillations by Way of FDMA



2-Qubit Gate





Deutsch-Jozsa Algorithm





Perspectives: Beyond 100 Qubits

Proposals for Scalable 2D Qubit Arrangements




M. Veldhorst et al. (UNSW),
Nature Comm. (2017)



R. Li et al., arXiv 1711.03807 (2017)

3x3 Qubit Readout




Y. Peng et al., JSSC 2022

A. Ruffino et al., Nature Electronics 2021




Instruction Set Memory

- No high-speed connection required during quantum algorithm execution




On-chip memory

Open-Source Components




- Risc-V running at 4K
- Pavg and Power-delay-product


aqualab Quantum Designs




Y. Zou, J. Benserhir, V. Pesic, Y. Peng, December 2023




A. Ruffino et al., ISSCC 2021 – Y. Peng et al., JSSC 2022




A. Ruffino et al., RFID 2019 & JSSC 2020




A. Ruffino et al., Nature El. 2020




B. Patra, J.v.Dijk et al., ISSCC 2020 & JSSC 2020
X. Xue et al., Nature 2021; Pellerano et al., CICC 2022




Y. Peng et al. CICC 2024




J. Gong, et al., RFIC 2020 & JSSC 2022




J. Gong, et al., ISSCC 2020 & TCAS 2022




J. Gong, et al., ISSCC 2021 & JSSC 2023




H. Hommelle, et al., SS-CL 2018




E. Charbon et al., ISSCC 2017; B. Patra et al., JSSC 2017



E. Shriek, et al., SS-CL 2020




E. Shriek, et al., SS-CL 2020



B. Prabowo, et al., ISSCC 2021

Conclusions




- Cryo-CMOS technology is key to *scalability* and *practicality* of quantum computers
- CMOS-compatible qubits could emerge soon, but co-integration may be enough
- Other technologies like 3D integration and high-T qubits could be important enablers

Thank You

ISSCC 2023



<http://aqua.epfl.ch>



IceQubes 2019, 2021, 2023; next edition: 2025

Selected References

Y Peng, J Benserhir, M Castaneda, A Fognini, C Bruschini, E Charbon

[A 0.32x0.12 mm Cryogenic BiCMOS 0.1–8.8 GHz Low Noise Amplifier Achieving 4 K Noise Temperature for SNWD Readout](#)

IEEE Transactions on Microwave Theory and Techniques, 72(4), 2179-2192 (2024). DOI: [10.1109/TMTT.2024.3354828](https://doi.org/10.1109/TMTT.2024.3354828)

HC Han, Z Zhao, S Lehmann, E Charbon, C Enz

[Analytical Modeling of Cryogenic Subthreshold Currents in 22 nm FDSOI Technology](#)

IEEE Electron Device Letters, 45(1), 92-95 (2024). DOI: [10.1109/LED.2023.3331022](https://doi.org/10.1109/LED.2023.3331022)

HC Han, F Jazaeri, A D'Amico, Z Zhao, S Lehmann, C Kretzschmar, E Charbon, C Enz

[Cryogenic RF Characterization and Simple Modeling of a 22 nm FDSOI Technology](#)

ESSDERC 2022-IEEE 52nd European Solid-State Device Research Conference, 269-272 (2023). DOI: [10.1109/ESSDERC55479.2022.9947192](https://doi.org/10.1109/ESSDERC55479.2022.9947192)

HC Han, F Jazaeri, A D'Amico, Z Zhao, S Lehmann, C Kretzschmar, E Charbon, C Enz

[Back-gate effects on DC performance and carrier transport in 22 nm FDSOI technology down to cryogenic temperatures](#)

Solid-State Electronics 193, 108296 (2022). DOI: [10.1016/j.sse.2022.108296](https://doi.org/10.1016/j.sse.2022.108296)

I Stanger, N Roknian, Y Shoshan, Z Levy, Y Weizman, E Charbon, A Teman, A Fish

[Evaluation of dual mode logic under cryogenic temperatures](#)

2022 IEEE International Symposium on Circuits and Systems (ISCAS), 361-364 (2022). DOI: [10.1109/ISCAS48785.2022.9937556](https://doi.org/10.1109/ISCAS48785.2022.9937556)

Y Peng, A Ruffino, TY Yang, J Michniewicz, MF Gonzalez-Zalba, E Charbon

[A cryo-CMOS wideband quadrature receiver with frequency synthesizer for scalable multiplexed readout of silicon spin qubits](#)

IEEE Journal of Solid-State Circuits 57 (8), 2374-2389 (2022). DOI: [10.1109/JSSC.2022.3174605](https://doi.org/10.1109/JSSC.2022.3174605)

Y Peng, A Ruffino, J Benserhir, E Charbon

[A cryogenic SiGe BiCMOS hybrid class B/C mode-switching VCO achieving 201dBc/Hz figure-of-merit and 4.2 GHz frequency tuning range](#)

2022 IEEE International Solid-State Circuits Conference (ISSCC) 65, 364-366 (2022). DOI: [10.1109/ISSCC42614.2022.9731542](https://doi.org/10.1109/ISSCC42614.2022.9731542)

Selected References

A Ruffino, TY Yang, J Michniewicz, Y Peng, E Charbon, MF Gonzalez-Zalba

[A cryo-CMOS chip that integrates silicon quantum dots and multiplexed dispersive readout electronics](#)

Nature Electronics 5 (1), 53-59 (2022). DOI: [10.1038/s41928-021-00687-6](https://doi.org/10.1038/s41928-021-00687-6)

MF Gonzalez-Zalba, S De Franceschi, E Charbon, T Meunier, M Vinet, AS Dzurak

[Scaling silicon-based quantum computing using CMOS technology](#)

Nature Electronics 4 (12), 872-884 (2021). DOI: [10.1038/s41928-021-00681-y](https://doi.org/10.1038/s41928-021-00681-y)

A Morelle, F Gramuglia, P Keshavarzian, C Bruschini, D Chong, J Tan, M Tng, E Quek, E Charbon

[Deep cryogenic operation of 55 nm CMOS SPADs for quantum information and metrology applications](#)

Quantum Information and Measurement, M2B. 7 (2021). DOI: [10.1364/QIM.2021.M2B.7](https://doi.org/10.1364/QIM.2021.M2B.7)

HC Han, F Jazaeri, A D'Amico, A Baschirotto, E Charbon, C Enz

[Cryogenic characterization of 16 nm FinFET technology for quantum computing](#)

ESSCIRC 2021-IEEE 47th European Solid State Circuits Conference (ESSCIRC), 71-74 (2021). DOI: [10.1109/ESSCIRC53450.2021.9567747](https://doi.org/10.1109/ESSCIRC53450.2021.9567747)

Y Peng, A Ruffino, E Charbon

[A cryogenic broadband sub-1-dB NF CMOS low noise amplifier for quantum applications](#)

IEEE Journal of Solid-State Circuits 56 (7), 2040-2053 (2021). DOI: [10.1109/JSSC.2021.3073068](https://doi.org/10.1109/JSSC.2021.3073068)

A Ruffino, Y Peng, TY Yang, J Michniewicz, MF Gonzalez-Zalba, ...

[A fully-integrated 40-nm 5-6.5 GHz cryo-CMOS system-on-chip with I/Q receiver and frequency synthesizer for scalable multiplexed readout of quantum dots](#)

2021 IEEE International Solid-State Circuits Conference (ISSCC) 64, 210-212 (2021). DOI: [10.1109/ISSCC42613.2021.9365758](https://doi.org/10.1109/ISSCC42613.2021.9365758)

E Schriek, F Sebastian, E Charbon

[A cryo-CMOS digital cell library for quantum computing applications](#)

IEEE Solid-State Circuits Letters 3, 310-313 (2020). DOI: [10.1109/LSSC.2020.3017705](https://doi.org/10.1109/LSSC.2020.3017705)

Selected References

A Ruffino, Y Peng, F Sebastian, M Babaie, E Charbon

[A wideband low-power cryogenic CMOS circulator for quantum applications](#)

IEEE Journal of Solid-State Circuits 55 (5), 1224-1238 (2020). DOI: [10.1109/JSSC.2020.2978020](https://doi.org/10.1109/JSSC.2020.2978020)

E Charbon

[Cryo-CMOS electronics for quantum computing applications](#)

IEEE European Solid-State Device Research Conference (ESSDERC), 1-6 (2019). DOI: [10.1109/ESSDERC.2019.8901812](https://doi.org/10.1109/ESSDERC.2019.8901812)

A Ruffino, Y Peng, F Sebastian, M Babaie, E Charbon

[A 6.5-GHz cryogenic all-pass filter circulator in 40-nm CMOS for quantum computing applications](#)

IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 107-110 (2019). DOI: [10.1109/RFIC.2019.8701836](https://doi.org/10.1109/RFIC.2019.8701836)

H Homulle, F Sebastian, E Charbon

[Deep-cryogenic voltage references in 40-nm CMOS](#)

IEEE Solid-State Circuits Letters 1 (5), 110-113 (2018). DOI: [10.1109/LSSC.2018.2875821](https://doi.org/10.1109/LSSC.2018.2875821)

RM Incandela, L Song, H Homulle, E Charbon, A Vladimirescu, F Sebastian

[Characterization and compact modeling of nanometer CMOS transistors at deep-cryogenic temperatures](#)

IEEE Journal of the Electron Devices Society 6, 996-1006 (2018). DOI: [10.1109/JEDS.2018.2821763](https://doi.org/10.1109/JEDS.2018.2821763)

B Patra, RM Incandela, JPG Van Dijk, HAR Homulle, L Song, M Shahmohammadi, RB Staszewski, A Vladimirescu, M Babaie, F Sebastian, E Charbon

[Cryo-CMOS circuits and systems for quantum computing applications](#)

IEEE Journal of Solid-State Circuits 53 (1), 309-321 (2017). DOI: [10.1109/JSSC.2017.2737549](https://doi.org/10.1109/JSSC.2017.2737549)

E Charbon, F Sebastian, A Vladimirescu, H Homulle, S Visser, L Song, RM Incandela

[Cryo-CMOS for quantum computing](#)

IEEE International Electron Devices Meeting (IEDM), 13.5. 1-13.5. 4 (2016). DOI: [10.1109/IEDM.2016.7838410](https://doi.org/10.1109/IEDM.2016.7838410)