


# Heterogeneous Multi & Many Core Processors for Multimedia Applications


Takashi Miyamori  
Toshiba Corporation

## Toshiba's MPSOCs




- Three 3-way VLIW processors based on configurable processor
- 0.13µm CMOS
- 150MHz
- Eight 3-way VLIW processors
- 512KB L2 cache
- 65nm CMOS
- 333MHz
- **Heterogeneous 14 cores**
  - Two ARM cores
  - Eight media engines
  - Four control cores in HW codec and TS i/f
- **CODEC**
  - H.264 HP 1080i/p HW codec
  - SW codec up to 720p
- **40nm CMOS**
- **333MHz (A/V multi-core)**


# Conventional SoC Architecture




# Why Heterogeneous MPSoC?




# Gate-count Ratio of Arithmetic Units




## Three levels of Image Recognition Processing




## Evolution of Recognition Technology for Automotive




## Future Trends of Image Recognition SoCs



# Heterogeneous Many-core Architecture




## Energy Efficient Many-cores for Embedded Applications



# Evaluation of Many-core for Media Processing

- 32-core P&R evaluation results at 65nm




32 cores	X-bar	Mesh	Torus	Fat-Tree
Area	1	0.94	0.96	0.82
Power*	1	0.72	1.45	0.45
Performance	1	0.94	0.95	0.93

\* Only NoC portion

Fat-Tree topology is better than others (X-bar, mesh, and torus) in terms of area, power consumption with only 7% performance degradation from X-bar.


## SIMD Array Processor for ISP [Cool Chips '09]



5-10x better performance/area efficiency than media processor

# Summary

- For embedded application, heterogeneous *multi-core* architecture will evolve to heterogeneous *many-core* to achieve good power-consumption and performance efficiency.
- Small enough to be integrated in cost sensitive SoC in 22nm.



- Accelerators such as SIMD array processor and DRP will be used for specific domain of processing (e.g. ISP, bit-stream processing).