


3D-IC for Computing

Ahmed Jerraya

Ahmed.jerraya@cea.fr

Computing the perspective




The Power challenge

- Chips
 - 2009: CPU = 130 W (45 nm)
 - 2009: SoC Consumer 10W
 - 2009: SoC Mobile = 1 W
- HP Computers (Top 500)
 - 2009: 500mw/GFLOP wall
 - 2011: 1PFLOP = 1MW
 - 2016 : 1ExaFLOP= 1 GW (projection)

Rank	Computer	Cores	GFLOPS	Power KW
1	NUDT	186 368	2 566 000	4 040
2	Cray	224 162	1 759 000	6 950
3	Dawning	120 640	1 271 000	2 580
4	HP	73 278	1 192 000	1 398
5	Cray	153 408	1 054 000	2 910
6	Bull	138 368	1 050 000	4 590


The Packaging Challenge!

FC-BGA Package Cost Estimation (Substrate + Bumping + Underfill+ Assembly)



- FC-BGA substrate cost, complexity and thickness is increasing exponentially with number of chip I/O densities. To countercharge this non-acceptable trend:
 - Fan-Out WLP, Si interposers and combinations of both concepts will give birth to a new revival of the circuit assembly & packaging industry!


The cost and yield challenges




- **Productivity crisis** [Source IBS]
 - Design Cost is rocketing, 170M\$ 22 nm
- Time to Market Crisis for
 - Design Respin rate reaching 50% for 22nm



Implications

- Main semiconductor manufacturing drivers
 - High performances IC (CPU, GPU, FPGA)
 - Maximum Integration on chip (6cm², 200W)
- The wall of Yield, cost, packaging ... at 32-22nm



3D-IC Prototype Xilinx 28 nm





3D design flow

Yesterday: Survivor kit...

- manual implementation of TSV
- Manual partitioning with 2D tools



**More than 25 EDA companies
Have R&D in Grenoble Area**



**Multiple partnerships to
prepare 3D design flow**



3D Stack definition

- Multiple techno nodes
- Die partitioning
- Architecture exploration
- Simultaneous floorplan and TSV location exploration

DOCEA

PRESTO
Engineering

3D Stack/Package analysis & optimization

- Early floorplan & TSV Placement
- 3D Thermal Profile
- Test

**Mentor
Graphics**
cadence

3D Implementation

- 3D Floorplan finishing
- Power planning
- 3D Routing with codesign
- 2D Place & CTS & Route
- 3D analysis (power/timing)

leti

MPSoC 2011 | 9
© CEA. All rights reserved


3D Active Si Interposer Demonstration



ST - LETI collaboration


45nm technology stacked on 130nm interposer

S. Cheramy, EMPC 2009




Stack structure
170µm
30µm
120µm
80µm
400µm


- 1056 inter-chip connections
- 588 TSV's
- 482 bumps
- BGA 864 balls, 1mm pitch



CMOS 45nm, 25 mm²,
15Mb SRAM, ROM, std cells, ...




Active interposer: CMOS 0.13µm, 32mm²



leti

MPSoC 2011 | 10
© CEA. All rights reserved

Leti's 3D-IC ongoing demonstrators



Acknowledgement

- Thanks to
 - Denis dutoit
 - Fabien Clermidy
 - Alexandre Valentian
 - Pascal Vivet
 - Nicolas Sillon



leti

LABORATOIRE D'ÉLECTRONIQUE
ET DE TECHNOLOGIES
DE L'INFORMATION

CEA-Leti
MINATEC Campus, 17 rue des Martyrs
38054 GRENOBLE Cedex 9
Tel. +33 4 38 78 36 25

www.leti.fr



Thank you



énergie nucléaire • énergie atomique

