

# MCPA—MultiCore Portability Abstraction

Martti Forsell

Platform Architectures Team

VTT




Oulu, Finland

Martti.Forsell@VTT.Fi

MP-SOC Forum'11

July 6, 2011


Beaune, France



```

FOR K:=0 TO [log N]-1 DO
  FOR J:=2K+1 TO N PARDO Table[J]:=Table[J-2K]+Table[J];

```



# MCPA — MultiCore Portability Abstraction

**Martti Forsell**, Chief Research Scientist, **VTT** (Technical Research Center of Finland)

**Abstract:** Application portability between different architecture-paradigm/programming tool pairs for MP-SOCs is a big problem nowadays leading often to a complete rewrite of an application when switching from an architecture-paradigm pair to another. This is caused by a wide variety of architectural properties requiring different optimization techniques for different architectures, typically hiding the essence of parallel computing defined by the application.


In this presentation, we introduce the MultiCore Portability Abstraction (MCPA) simplifying portability and implementation of parallel applications. It abstracts away typical architecture dependent effects caused by latency, synchronization, and partitioning and acts as an executable intermediate abstraction/reference implementation as well as a tool for analyzing the intrinsic parallelism of the application and relative goodness of architectures in executing it. We give a short application example with performance measurements.

Interestingly, the MCPA appears to be architecturally directly implementable via our advanced configurable emulated shared memory architecture (CESM), which we are currently prototyping in our recently launched REPLICA project. If successful, this promises to simplify MP-SOC application programming radically.

# Problem: MP-SOC application portability

Weak application **portability** between different architecture-paradigm/  
programming tool pairs for MP-SOCs is a **big problem** nowadays

This **leads often to a need for complete rewriting** of an application  
when switching from an architecture-paradigm pair to another.




**The reason:** Different optimization techniques are applied for different  
architectures, which typically **hides the intrinsic paral-  
lelism** of the application from programmers.

Unfortunately  
the more opti-  
mized the archi-  
tecture is for  
certain applica-  
tion the bigger  
the risk is!

# MCPA—MultiCore Portability Abstraction

A shared memory-based abstraction to improve portability and simplify parallel implementation


—Natural extension of the model of sequential computation



The first model of computation that comes into the mind of a programmer as he starts to think how to solve a computational problem in parallel

— abstracts away latency, synchronization cost and data partitioning effects (like its counterpart)

# Overview of the MCPA





## MCPA acts as

- executable parallel reference implementation
- tool for analyzing the intrinsic parallelism of the application and goodness of the architectures
- intermediate model for simplifying implementation and portability


# MCPA

- Works with different parallel algorithms from sequential (weakest alternative) to fine-grained parallel (most beneficial)
- Helps to analyze how parallel the application is
- Simplifies portability between architecture & paradigm pairs with respect to direct implementation without the abstraction
- Provides simplest programmability
- Helps architecture and paradigm selection
- Provides simple guidelines for optimizing the functionality for architecture-paradigm pairs (assuming they are supported by MCPA)






# Natural MCPA-assisted functionality design flow (first outline)




# Examples of guidelines (rough, very early version)




Guidelines deal with synchronization, mapping, partitioning, blocking, hashing, scheduling, ...



### Core2 Duo & PThreads




### 2x2-core XEON & PThreads




Early example:  
PREFIX sum

### Core2 Duo SMP & PThreads




### SMP/NUMA/ESM comparison



## Early example: PREFIX sum

### SMP/NUMA/ESM code size



Optimized (blocking,  
localization), not  
unrolled

## A horror story—How the first attempt can lead to a complete disaster in performance

We used the standard text-book logarithmic prefix sum algorithm  $O(\log n)$ , made it work on our Core2 Duo SMP & PThreads with explicit barriers for 16 threads.

The resulting program executed **11 000 000 times slower** than the sequential one on Core2 Duo SMP & PThreads although it works as predicted in ESM & e.


# Architectural implementability?!

100 Billion Dollar Question

Interestingly, the MCPA appears to be **architecturally** directly **implementable** via the advanced configurable emulated shared memory architecture (CESM), which we are currently investigating:

The **REPLICA** project of VTT aims developing CESM and methodology that would enable radically **easier programming** and **higher performance** with a help of the PRAM model of computing.

**A proof of concept prototype will be built!**




# REPLICA = Removing Performance and Programmability Limitations of Chip Multiprocessor Architectures

A 3-year Frontier research project funded entirely by VTT

**Funding:** 500 000 €/year, in total 1 500 000 €

**Amount of work:** 129 pm, duration 3 year



**Target business:** Companies that design or manufacture general purpose and application-specific CMPs or develop software/functionality for them



**Programmers view**


## Architectural view

$M_C$ -multimesh:  $M_C$  parallel acyclic double mesh networks  
Note: acyclic structure of the network can not be seen from this high-level illustration.



Collection of switches (i.e. superswitch) attached to a processor, memory module and four neighboring superswitches

Step cache



## Novel techniques:

- Latency hiding
- Efficient wave synchronization
- Concurrent memory access
- Multioperations
- Virtual ILP exploitation
- Pipeline hazard elimination
- Memory hashing



# Conclusions

To address **portability** problems between different MP-SOC architecture-paradigm/tool pairs and to simplify **overall parallel implementation** of the functionality, we have introduced **MultiCore Portability Abstraction** (MCPA) that provides

- an executable **intermediate computational model** that abstracts away latency, synchronization cost and data partitioning effects
- simple **guidelines for optimizing** the application of certain architecture-paradigm/tool pairs
- **means to analyze how parallel** the application is and how good the architecture is for the application

MCPA appears to be directly implementable promising easier programmability in the future. We are **building** an **MCPA architecture prototype** in REPLICA.